|
5730538c5f
|
stm32f0: stm32f1: buzzer: initial implementation
|
2017-10-31 11:57:28 +01:00 |
|
|
0fb4d67cce
|
stm32f0: stm32f1: gpio: rcc: set up timers for PWM
|
2017-10-31 11:56:01 +01:00 |
|
|
43e3476a6d
|
stm32f1: rtc: use external crystal
|
2017-10-31 11:55:09 +01:00 |
|
|
676c9bdbb0
|
alarm: stm32f0: stm32f1: initial implementation
|
2017-10-23 11:23:57 +02:00 |
|
|
d66c6da847
|
gpio: stm32f1: remove old code
|
2017-10-23 10:01:25 +02:00 |
|
|
3937042b19
|
gpio: stm32f0: stm32f1: set up reset pin
|
2017-10-23 10:00:44 +02:00 |
|
|
63525ac93b
|
stm32f1: spi: divide clock rate by 2 instead of 64
|
2017-10-12 16:53:12 +02:00 |
|
|
a53484051a
|
stm32f1: spi: use SPI mode 0 instead of SPI mode 3
|
2017-10-10 18:20:32 +02:00 |
|
|
82d765bee3
|
make: set up test framework
|
2017-09-19 14:15:26 +02:00 |
|
|
2f632d140a
|
usart: generalise code for both stm32f0 and stm32f1
|
2017-08-01 17:00:35 +02:00 |
|
|
81b475c334
|
usart: remove old usart code
|
2017-08-01 16:55:42 +02:00 |
|
|
7c44691059
|
usart: do not handle Ctrl+C
|
2017-08-01 16:19:37 +02:00 |
|
|
ebd770b957
|
stm32f1: initial support
|
2017-08-01 14:37:27 +02:00 |
|