upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
113 lines
2.7 KiB
113 lines
2.7 KiB
22 years ago
|
/*
|
||
|
* (C) Copyright 2003
|
||
|
* Wolfgang Denk, DENX Software Engineering, <wd@denx.de>
|
||
|
*
|
||
|
* See file CREDITS for list of people who contributed to this
|
||
|
* project.
|
||
|
*
|
||
|
* This program is free software; you can redistribute it and/or
|
||
|
* modify it under the terms of the GNU General Public License as
|
||
|
* published by the Free Software Foundation; either version 2 of
|
||
|
* the License, or (at your option) any later version.
|
||
|
*
|
||
|
* This program is distributed in the hope that it will be useful,
|
||
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
* GNU General Public License for more details.
|
||
|
*
|
||
|
* You should have received a copy of the GNU General Public License
|
||
|
* along with this program; if not, write to the Free Software
|
||
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||
|
* MA 02111-1307 USA
|
||
|
*/
|
||
|
|
||
|
#include <common.h>
|
||
|
#include <command.h>
|
||
16 years ago
|
#include <netdev.h>
|
||
22 years ago
|
#include <asm/mipsregs.h>
|
||
17 years ago
|
#include <asm/cacheops.h>
|
||
17 years ago
|
#include <asm/reboot.h>
|
||
17 years ago
|
|
||
|
#define cache_op(op,addr) \
|
||
|
__asm__ __volatile__( \
|
||
|
" .set push \n" \
|
||
|
" .set noreorder \n" \
|
||
|
" .set mips3\n\t \n" \
|
||
|
" cache %0, %1 \n" \
|
||
|
" .set pop \n" \
|
||
|
: \
|
||
|
: "i" (op), "R" (*(unsigned char *)(addr)))
|
||
22 years ago
|
|
||
17 years ago
|
void __attribute__((weak)) _machine_restart(void)
|
||
|
{
|
||
|
}
|
||
|
|
||
15 years ago
|
int do_reset(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
|
||
22 years ago
|
{
|
||
17 years ago
|
_machine_restart();
|
||
22 years ago
|
|
||
22 years ago
|
fprintf(stderr, "*** reset failed ***\n");
|
||
|
return 0;
|
||
|
}
|
||
|
|
||
17 years ago
|
void flush_cache(ulong start_addr, ulong size)
|
||
22 years ago
|
{
|
||
16 years ago
|
unsigned long lsize = CONFIG_SYS_CACHELINE_SIZE;
|
||
17 years ago
|
unsigned long addr = start_addr & ~(lsize - 1);
|
||
|
unsigned long aend = (start_addr + size - 1) & ~(lsize - 1);
|
||
|
|
||
|
while (1) {
|
||
17 years ago
|
cache_op(Hit_Writeback_Inv_D, addr);
|
||
|
cache_op(Hit_Invalidate_I, addr);
|
||
17 years ago
|
if (addr == aend)
|
||
|
break;
|
||
|
addr += lsize;
|
||
|
}
|
||
22 years ago
|
}
|
||
22 years ago
|
|
||
16 years ago
|
void flush_dcache_range(ulong start_addr, ulong stop)
|
||
|
{
|
||
|
unsigned long lsize = CONFIG_SYS_CACHELINE_SIZE;
|
||
|
unsigned long addr = start_addr & ~(lsize - 1);
|
||
|
unsigned long aend = (stop - 1) & ~(lsize - 1);
|
||
|
|
||
|
while (1) {
|
||
|
cache_op(Hit_Writeback_Inv_D, addr);
|
||
|
if (addr == aend)
|
||
|
break;
|
||
|
addr += lsize;
|
||
|
}
|
||
|
}
|
||
|
|
||
|
void invalidate_dcache_range(ulong start_addr, ulong stop)
|
||
|
{
|
||
|
unsigned long lsize = CONFIG_SYS_CACHELINE_SIZE;
|
||
|
unsigned long addr = start_addr & ~(lsize - 1);
|
||
|
unsigned long aend = (stop - 1) & ~(lsize - 1);
|
||
|
|
||
|
while (1) {
|
||
|
cache_op(Hit_Invalidate_D, addr);
|
||
|
if (addr == aend)
|
||
|
break;
|
||
|
addr += lsize;
|
||
|
}
|
||
|
}
|
||
|
|
||
17 years ago
|
void write_one_tlb(int index, u32 pagemask, u32 hi, u32 low0, u32 low1)
|
||
|
{
|
||
17 years ago
|
write_c0_entrylo0(low0);
|
||
|
write_c0_pagemask(pagemask);
|
||
|
write_c0_entrylo1(low1);
|
||
|
write_c0_entryhi(hi);
|
||
|
write_c0_index(index);
|
||
22 years ago
|
tlb_write_indexed();
|
||
|
}
|
||
16 years ago
|
|
||
|
int cpu_eth_init(bd_t *bis)
|
||
|
{
|
||
|
#ifdef CONFIG_SOC_AU1X00
|
||
|
au1x00_enet_initialize(bis);
|
||
|
#endif
|
||
|
return 0;
|
||
|
}
|