upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
647 lines
14 KiB
647 lines
14 KiB
9 years ago
|
/*
|
||
|
* Device Tree Source for AM33xx clock data
|
||
|
*
|
||
|
* Copyright (C) 2013 Texas Instruments, Inc.
|
||
|
*
|
||
|
* This program is free software; you can redistribute it and/or modify
|
||
|
* it under the terms of the GNU General Public License version 2 as
|
||
|
* published by the Free Software Foundation.
|
||
|
*/
|
||
|
&scm_clocks {
|
||
|
sys_clkin_ck: sys_clkin_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,mux-clock";
|
||
|
clocks = <&virt_19200000_ck>, <&virt_24000000_ck>, <&virt_25000000_ck>, <&virt_26000000_ck>;
|
||
|
ti,bit-shift = <22>;
|
||
|
reg = <0x0040>;
|
||
|
};
|
||
|
|
||
|
adc_tsc_fck: adc_tsc_fck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&sys_clkin_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <1>;
|
||
|
};
|
||
|
|
||
|
dcan0_fck: dcan0_fck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&sys_clkin_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <1>;
|
||
|
};
|
||
|
|
||
|
dcan1_fck: dcan1_fck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&sys_clkin_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <1>;
|
||
|
};
|
||
|
|
||
|
mcasp0_fck: mcasp0_fck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&sys_clkin_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <1>;
|
||
|
};
|
||
|
|
||
|
mcasp1_fck: mcasp1_fck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&sys_clkin_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <1>;
|
||
|
};
|
||
|
|
||
|
smartreflex0_fck: smartreflex0_fck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&sys_clkin_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <1>;
|
||
|
};
|
||
|
|
||
|
smartreflex1_fck: smartreflex1_fck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&sys_clkin_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <1>;
|
||
|
};
|
||
|
|
||
|
sha0_fck: sha0_fck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&sys_clkin_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <1>;
|
||
|
};
|
||
|
|
||
|
aes0_fck: aes0_fck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&sys_clkin_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <1>;
|
||
|
};
|
||
|
|
||
|
rng_fck: rng_fck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&sys_clkin_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <1>;
|
||
|
};
|
||
|
|
||
|
ehrpwm0_tbclk: ehrpwm0_tbclk@44e10664 {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,gate-clock";
|
||
|
clocks = <&l4ls_gclk>;
|
||
|
ti,bit-shift = <0>;
|
||
|
reg = <0x0664>;
|
||
|
};
|
||
|
|
||
|
ehrpwm1_tbclk: ehrpwm1_tbclk@44e10664 {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,gate-clock";
|
||
|
clocks = <&l4ls_gclk>;
|
||
|
ti,bit-shift = <1>;
|
||
|
reg = <0x0664>;
|
||
|
};
|
||
|
|
||
|
ehrpwm2_tbclk: ehrpwm2_tbclk@44e10664 {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,gate-clock";
|
||
|
clocks = <&l4ls_gclk>;
|
||
|
ti,bit-shift = <2>;
|
||
|
reg = <0x0664>;
|
||
|
};
|
||
|
};
|
||
|
&prcm_clocks {
|
||
|
clk_32768_ck: clk_32768_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-clock";
|
||
|
clock-frequency = <32768>;
|
||
|
};
|
||
|
|
||
|
clk_rc32k_ck: clk_rc32k_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-clock";
|
||
|
clock-frequency = <32000>;
|
||
|
};
|
||
|
|
||
|
virt_19200000_ck: virt_19200000_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-clock";
|
||
|
clock-frequency = <19200000>;
|
||
|
};
|
||
|
|
||
|
virt_24000000_ck: virt_24000000_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-clock";
|
||
|
clock-frequency = <24000000>;
|
||
|
};
|
||
|
|
||
|
virt_25000000_ck: virt_25000000_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-clock";
|
||
|
clock-frequency = <25000000>;
|
||
|
};
|
||
|
|
||
|
virt_26000000_ck: virt_26000000_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-clock";
|
||
|
clock-frequency = <26000000>;
|
||
|
};
|
||
|
|
||
|
tclkin_ck: tclkin_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-clock";
|
||
|
clock-frequency = <12000000>;
|
||
|
};
|
||
|
|
||
|
dpll_core_ck: dpll_core_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,am3-dpll-core-clock";
|
||
|
clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
|
||
|
reg = <0x0490>, <0x045c>, <0x0468>;
|
||
|
};
|
||
|
|
||
|
dpll_core_x2_ck: dpll_core_x2_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,am3-dpll-x2-clock";
|
||
|
clocks = <&dpll_core_ck>;
|
||
|
};
|
||
|
|
||
|
dpll_core_m4_ck: dpll_core_m4_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,divider-clock";
|
||
|
clocks = <&dpll_core_x2_ck>;
|
||
|
ti,max-div = <31>;
|
||
|
reg = <0x0480>;
|
||
|
ti,index-starts-at-one;
|
||
|
};
|
||
|
|
||
|
dpll_core_m5_ck: dpll_core_m5_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,divider-clock";
|
||
|
clocks = <&dpll_core_x2_ck>;
|
||
|
ti,max-div = <31>;
|
||
|
reg = <0x0484>;
|
||
|
ti,index-starts-at-one;
|
||
|
};
|
||
|
|
||
|
dpll_core_m6_ck: dpll_core_m6_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,divider-clock";
|
||
|
clocks = <&dpll_core_x2_ck>;
|
||
|
ti,max-div = <31>;
|
||
|
reg = <0x04d8>;
|
||
|
ti,index-starts-at-one;
|
||
|
};
|
||
|
|
||
|
dpll_mpu_ck: dpll_mpu_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,am3-dpll-clock";
|
||
|
clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
|
||
|
reg = <0x0488>, <0x0420>, <0x042c>;
|
||
|
};
|
||
|
|
||
|
dpll_mpu_m2_ck: dpll_mpu_m2_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,divider-clock";
|
||
|
clocks = <&dpll_mpu_ck>;
|
||
|
ti,max-div = <31>;
|
||
|
reg = <0x04a8>;
|
||
|
ti,index-starts-at-one;
|
||
|
};
|
||
|
|
||
|
dpll_ddr_ck: dpll_ddr_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,am3-dpll-no-gate-clock";
|
||
|
clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
|
||
|
reg = <0x0494>, <0x0434>, <0x0440>;
|
||
|
};
|
||
|
|
||
|
dpll_ddr_m2_ck: dpll_ddr_m2_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,divider-clock";
|
||
|
clocks = <&dpll_ddr_ck>;
|
||
|
ti,max-div = <31>;
|
||
|
reg = <0x04a0>;
|
||
|
ti,index-starts-at-one;
|
||
|
};
|
||
|
|
||
|
dpll_ddr_m2_div2_ck: dpll_ddr_m2_div2_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&dpll_ddr_m2_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <2>;
|
||
|
};
|
||
|
|
||
|
dpll_disp_ck: dpll_disp_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,am3-dpll-no-gate-clock";
|
||
|
clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
|
||
|
reg = <0x0498>, <0x0448>, <0x0454>;
|
||
|
};
|
||
|
|
||
|
dpll_disp_m2_ck: dpll_disp_m2_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,divider-clock";
|
||
|
clocks = <&dpll_disp_ck>;
|
||
|
ti,max-div = <31>;
|
||
|
reg = <0x04a4>;
|
||
|
ti,index-starts-at-one;
|
||
|
ti,set-rate-parent;
|
||
|
};
|
||
|
|
||
|
dpll_per_ck: dpll_per_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,am3-dpll-no-gate-j-type-clock";
|
||
|
clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
|
||
|
reg = <0x048c>, <0x0470>, <0x049c>;
|
||
|
};
|
||
|
|
||
|
dpll_per_m2_ck: dpll_per_m2_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,divider-clock";
|
||
|
clocks = <&dpll_per_ck>;
|
||
|
ti,max-div = <31>;
|
||
|
reg = <0x04ac>;
|
||
|
ti,index-starts-at-one;
|
||
|
};
|
||
|
|
||
|
dpll_per_m2_div4_wkupdm_ck: dpll_per_m2_div4_wkupdm_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&dpll_per_m2_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <4>;
|
||
|
};
|
||
|
|
||
|
dpll_per_m2_div4_ck: dpll_per_m2_div4_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&dpll_per_m2_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <4>;
|
||
|
};
|
||
|
|
||
|
cefuse_fck: cefuse_fck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,gate-clock";
|
||
|
clocks = <&sys_clkin_ck>;
|
||
|
ti,bit-shift = <1>;
|
||
|
reg = <0x0a20>;
|
||
|
};
|
||
|
|
||
|
clk_24mhz: clk_24mhz {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&dpll_per_m2_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <8>;
|
||
|
};
|
||
|
|
||
|
clkdiv32k_ck: clkdiv32k_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&clk_24mhz>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <732>;
|
||
|
};
|
||
|
|
||
|
clkdiv32k_ick: clkdiv32k_ick {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,gate-clock";
|
||
|
clocks = <&clkdiv32k_ck>;
|
||
|
ti,bit-shift = <1>;
|
||
|
reg = <0x014c>;
|
||
|
};
|
||
|
|
||
|
l3_gclk: l3_gclk {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&dpll_core_m4_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <1>;
|
||
|
};
|
||
|
|
||
|
pruss_ocp_gclk: pruss_ocp_gclk {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,mux-clock";
|
||
|
clocks = <&l3_gclk>, <&dpll_disp_m2_ck>;
|
||
|
reg = <0x0530>;
|
||
|
};
|
||
|
|
||
|
mmu_fck: mmu_fck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,gate-clock";
|
||
|
clocks = <&dpll_core_m4_ck>;
|
||
|
ti,bit-shift = <1>;
|
||
|
reg = <0x0914>;
|
||
|
};
|
||
|
|
||
|
timer1_fck: timer1_fck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,mux-clock";
|
||
|
clocks = <&sys_clkin_ck>, <&clkdiv32k_ick>, <&tclkin_ck>, <&clk_rc32k_ck>, <&clk_32768_ck>;
|
||
|
reg = <0x0528>;
|
||
|
};
|
||
|
|
||
|
timer2_fck: timer2_fck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,mux-clock";
|
||
|
clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>;
|
||
|
reg = <0x0508>;
|
||
|
};
|
||
|
|
||
|
timer3_fck: timer3_fck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,mux-clock";
|
||
|
clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>;
|
||
|
reg = <0x050c>;
|
||
|
};
|
||
|
|
||
|
timer4_fck: timer4_fck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,mux-clock";
|
||
|
clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>;
|
||
|
reg = <0x0510>;
|
||
|
};
|
||
|
|
||
|
timer5_fck: timer5_fck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,mux-clock";
|
||
|
clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>;
|
||
|
reg = <0x0518>;
|
||
|
};
|
||
|
|
||
|
timer6_fck: timer6_fck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,mux-clock";
|
||
|
clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>;
|
||
|
reg = <0x051c>;
|
||
|
};
|
||
|
|
||
|
timer7_fck: timer7_fck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,mux-clock";
|
||
|
clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clkdiv32k_ick>;
|
||
|
reg = <0x0504>;
|
||
|
};
|
||
|
|
||
|
usbotg_fck: usbotg_fck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,gate-clock";
|
||
|
clocks = <&dpll_per_ck>;
|
||
|
ti,bit-shift = <8>;
|
||
|
reg = <0x047c>;
|
||
|
};
|
||
|
|
||
|
dpll_core_m4_div2_ck: dpll_core_m4_div2_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&dpll_core_m4_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <2>;
|
||
|
};
|
||
|
|
||
|
ieee5000_fck: ieee5000_fck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,gate-clock";
|
||
|
clocks = <&dpll_core_m4_div2_ck>;
|
||
|
ti,bit-shift = <1>;
|
||
|
reg = <0x00e4>;
|
||
|
};
|
||
|
|
||
|
wdt1_fck: wdt1_fck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,mux-clock";
|
||
|
clocks = <&clk_rc32k_ck>, <&clkdiv32k_ick>;
|
||
|
reg = <0x0538>;
|
||
|
};
|
||
|
|
||
|
l4_rtc_gclk: l4_rtc_gclk {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&dpll_core_m4_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <2>;
|
||
|
};
|
||
|
|
||
|
l4hs_gclk: l4hs_gclk {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&dpll_core_m4_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <1>;
|
||
|
};
|
||
|
|
||
|
l3s_gclk: l3s_gclk {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&dpll_core_m4_div2_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <1>;
|
||
|
};
|
||
|
|
||
|
l4fw_gclk: l4fw_gclk {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&dpll_core_m4_div2_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <1>;
|
||
|
};
|
||
|
|
||
|
l4ls_gclk: l4ls_gclk {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&dpll_core_m4_div2_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <1>;
|
||
|
};
|
||
|
|
||
|
sysclk_div_ck: sysclk_div_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&dpll_core_m4_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <1>;
|
||
|
};
|
||
|
|
||
|
cpsw_125mhz_gclk: cpsw_125mhz_gclk {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&dpll_core_m5_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <2>;
|
||
|
};
|
||
|
|
||
|
cpsw_cpts_rft_clk: cpsw_cpts_rft_clk {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,mux-clock";
|
||
|
clocks = <&dpll_core_m5_ck>, <&dpll_core_m4_ck>;
|
||
|
reg = <0x0520>;
|
||
|
};
|
||
|
|
||
|
gpio0_dbclk_mux_ck: gpio0_dbclk_mux_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,mux-clock";
|
||
|
clocks = <&clk_rc32k_ck>, <&clk_32768_ck>, <&clkdiv32k_ick>;
|
||
|
reg = <0x053c>;
|
||
|
};
|
||
|
|
||
|
gpio0_dbclk: gpio0_dbclk {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,gate-clock";
|
||
|
clocks = <&gpio0_dbclk_mux_ck>;
|
||
|
ti,bit-shift = <18>;
|
||
|
reg = <0x0408>;
|
||
|
};
|
||
|
|
||
|
gpio1_dbclk: gpio1_dbclk {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,gate-clock";
|
||
|
clocks = <&clkdiv32k_ick>;
|
||
|
ti,bit-shift = <18>;
|
||
|
reg = <0x00ac>;
|
||
|
};
|
||
|
|
||
|
gpio2_dbclk: gpio2_dbclk {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,gate-clock";
|
||
|
clocks = <&clkdiv32k_ick>;
|
||
|
ti,bit-shift = <18>;
|
||
|
reg = <0x00b0>;
|
||
|
};
|
||
|
|
||
|
gpio3_dbclk: gpio3_dbclk {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,gate-clock";
|
||
|
clocks = <&clkdiv32k_ick>;
|
||
|
ti,bit-shift = <18>;
|
||
|
reg = <0x00b4>;
|
||
|
};
|
||
|
|
||
|
lcd_gclk: lcd_gclk {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,mux-clock";
|
||
|
clocks = <&dpll_disp_m2_ck>, <&dpll_core_m5_ck>, <&dpll_per_m2_ck>;
|
||
|
reg = <0x0534>;
|
||
|
ti,set-rate-parent;
|
||
|
};
|
||
|
|
||
|
mmc_clk: mmc_clk {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "fixed-factor-clock";
|
||
|
clocks = <&dpll_per_m2_ck>;
|
||
|
clock-mult = <1>;
|
||
|
clock-div = <2>;
|
||
|
};
|
||
|
|
||
|
gfx_fclk_clksel_ck: gfx_fclk_clksel_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,mux-clock";
|
||
|
clocks = <&dpll_core_m4_ck>, <&dpll_per_m2_ck>;
|
||
|
ti,bit-shift = <1>;
|
||
|
reg = <0x052c>;
|
||
|
};
|
||
|
|
||
|
gfx_fck_div_ck: gfx_fck_div_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,divider-clock";
|
||
|
clocks = <&gfx_fclk_clksel_ck>;
|
||
|
reg = <0x052c>;
|
||
|
ti,max-div = <2>;
|
||
|
};
|
||
|
|
||
|
sysclkout_pre_ck: sysclkout_pre_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,mux-clock";
|
||
|
clocks = <&clk_32768_ck>, <&l3_gclk>, <&dpll_ddr_m2_ck>, <&dpll_per_m2_ck>, <&lcd_gclk>;
|
||
|
reg = <0x0700>;
|
||
|
};
|
||
|
|
||
|
clkout2_div_ck: clkout2_div_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,divider-clock";
|
||
|
clocks = <&sysclkout_pre_ck>;
|
||
|
ti,bit-shift = <3>;
|
||
|
ti,max-div = <8>;
|
||
|
reg = <0x0700>;
|
||
|
};
|
||
|
|
||
|
dbg_sysclk_ck: dbg_sysclk_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,gate-clock";
|
||
|
clocks = <&sys_clkin_ck>;
|
||
|
ti,bit-shift = <19>;
|
||
|
reg = <0x0414>;
|
||
|
};
|
||
|
|
||
|
dbg_clka_ck: dbg_clka_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,gate-clock";
|
||
|
clocks = <&dpll_core_m4_ck>;
|
||
|
ti,bit-shift = <30>;
|
||
|
reg = <0x0414>;
|
||
|
};
|
||
|
|
||
|
stm_pmd_clock_mux_ck: stm_pmd_clock_mux_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,mux-clock";
|
||
|
clocks = <&dbg_sysclk_ck>, <&dbg_clka_ck>;
|
||
|
ti,bit-shift = <22>;
|
||
|
reg = <0x0414>;
|
||
|
};
|
||
|
|
||
|
trace_pmd_clk_mux_ck: trace_pmd_clk_mux_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,mux-clock";
|
||
|
clocks = <&dbg_sysclk_ck>, <&dbg_clka_ck>;
|
||
|
ti,bit-shift = <20>;
|
||
|
reg = <0x0414>;
|
||
|
};
|
||
|
|
||
|
stm_clk_div_ck: stm_clk_div_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,divider-clock";
|
||
|
clocks = <&stm_pmd_clock_mux_ck>;
|
||
|
ti,bit-shift = <27>;
|
||
|
ti,max-div = <64>;
|
||
|
reg = <0x0414>;
|
||
|
ti,index-power-of-two;
|
||
|
};
|
||
|
|
||
|
trace_clk_div_ck: trace_clk_div_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,divider-clock";
|
||
|
clocks = <&trace_pmd_clk_mux_ck>;
|
||
|
ti,bit-shift = <24>;
|
||
|
ti,max-div = <64>;
|
||
|
reg = <0x0414>;
|
||
|
ti,index-power-of-two;
|
||
|
};
|
||
|
|
||
|
clkout2_ck: clkout2_ck {
|
||
|
#clock-cells = <0>;
|
||
|
compatible = "ti,gate-clock";
|
||
|
clocks = <&clkout2_div_ck>;
|
||
|
ti,bit-shift = <7>;
|
||
|
reg = <0x0700>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
&prcm_clockdomains {
|
||
|
clk_24mhz_clkdm: clk_24mhz_clkdm {
|
||
|
compatible = "ti,clockdomain";
|
||
|
clocks = <&clkdiv32k_ick>;
|
||
|
};
|
||
|
};
|