upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
77 lines
3.6 KiB
77 lines
3.6 KiB
17 years ago
|
/*
|
||
|
|
* cplb.h - defines for managing CPLB tables
|
||
19 years ago
|
*
|
||
|
17 years ago
|
* Copyright (c) 2002-2007 Analog Devices Inc.
|
||
|
19 years ago
|
*
|
||
|
17 years ago
|
* Licensed under the GPL-2 or later.
|
||
|
|
*/
|
||
|
19 years ago
|
|
||
|
17 years ago
|
#ifndef __ASM_BLACKFIN_CPLB_H__
|
||
|
|
#define __ASM_BLACKFIN_CPLB_H__
|
||
|
19 years ago
|
|
||
|
17 years ago
|
#include <asm/mach-common/bits/mpu.h>
|
||
18 years ago
|
|
||
|
19 years ago
|
#define CPLB_ENABLE_ICACHE_P 0
|
||
|
|
#define CPLB_ENABLE_DCACHE_P 1
|
||
|
|
#define CPLB_ENABLE_DCACHE2_P 2
|
||
|
18 years ago
|
#define CPLB_ENABLE_CPLBS_P 3 /* Deprecated! */
|
||
|
19 years ago
|
#define CPLB_ENABLE_ICPLBS_P 4
|
||
|
|
#define CPLB_ENABLE_DCPLBS_P 5
|
||
|
|
|
||
|
|
#define CPLB_ENABLE_ICACHE (1<<CPLB_ENABLE_ICACHE_P)
|
||
|
|
#define CPLB_ENABLE_DCACHE (1<<CPLB_ENABLE_DCACHE_P)
|
||
|
|
#define CPLB_ENABLE_DCACHE2 (1<<CPLB_ENABLE_DCACHE2_P)
|
||
|
|
#define CPLB_ENABLE_CPLBS (1<<CPLB_ENABLE_CPLBS_P)
|
||
|
|
#define CPLB_ENABLE_ICPLBS (1<<CPLB_ENABLE_ICPLBS_P)
|
||
|
|
#define CPLB_ENABLE_DCPLBS (1<<CPLB_ENABLE_DCPLBS_P)
|
||
|
|
#define CPLB_ENABLE_ANY_CPLBS CPLB_ENABLE_CPLBS | \
|
||
|
|
CPLB_ENABLE_ICPLBS | \
|
||
|
|
CPLB_ENABLE_DCPLBS
|
||
|
|
|
||
|
|
#define CPLB_RELOADED 0x0000
|
||
|
|
#define CPLB_NO_UNLOCKED 0x0001
|
||
|
|
#define CPLB_NO_ADDR_MATCH 0x0002
|
||
|
|
#define CPLB_PROT_VIOL 0x0003
|
||
|
|
|
||
|
|
#define CPLB_DEF_CACHE CPLB_L1_CHBL | CPLB_WT
|
||
|
|
#define CPLB_CACHE_ENABLED CPLB_L1_CHBL | CPLB_DIRTY
|
||
|
|
|
||
|
|
#define CPLB_ALL_ACCESS CPLB_SUPV_WR | CPLB_USER_RD | CPLB_USER_WR
|
||
|
|
|
||
|
|
#define CPLB_I_PAGE_MGMT CPLB_LOCK | CPLB_VALID
|
||
|
|
#define CPLB_D_PAGE_MGMT CPLB_LOCK | CPLB_ALL_ACCESS | CPLB_VALID
|
||
|
|
#define CPLB_DNOCACHE CPLB_ALL_ACCESS | CPLB_VALID
|
||
|
|
#define CPLB_DDOCACHE CPLB_DNOCACHE | CPLB_DEF_CACHE
|
||
17 years ago
|
#define CPLB_INOCACHE CPLB_USER_RD | CPLB_VALID
|
||
|
|
#define CPLB_IDOCACHE CPLB_INOCACHE | CPLB_L1_CHBL
|
||
|
19 years ago
|
|
||
|
18 years ago
|
/* Data Attibutes*/
|
||
|
|
|
||
|
|
#define SDRAM_IGENERIC (PAGE_SIZE_4MB | CPLB_L1_CHBL | CPLB_USER_RD | CPLB_VALID)
|
||
|
|
#define SDRAM_IKERNEL (PAGE_SIZE_4MB | CPLB_L1_CHBL | CPLB_USER_RD | CPLB_VALID | CPLB_LOCK)
|
||
|
18 years ago
|
#define L1_IMEMORY (PAGE_SIZE_1MB | CPLB_USER_RD | CPLB_VALID | CPLB_LOCK)
|
||
|
18 years ago
|
#define SDRAM_INON_CHBL (PAGE_SIZE_4MB | CPLB_USER_RD | CPLB_VALID)
|
||
|
|
|
||
|
17 years ago
|
#if ANOMALY_05000158
|
||
|
|
# define ANOMALY_05000158_WORKAROUND 0x200
|
||
|
|
#else
|
||
|
|
# define ANOMALY_05000158_WORKAROUND 0
|
||
|
|
#endif
|
||
|
18 years ago
|
|
||
|
17 years ago
|
#ifdef CONFIG_DCACHE_WB /*Write Back Policy */
|
||
|
|
#define SDRAM_DGENERIC (PAGE_SIZE_4MB | CPLB_L1_CHBL | CPLB_DIRTY | CPLB_SUPV_WR | CPLB_USER_WR | CPLB_USER_RD | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
|
||
|
|
#define SDRAM_DNON_CHBL (PAGE_SIZE_4MB | CPLB_DIRTY | CPLB_SUPV_WR | CPLB_USER_RD | CPLB_USER_WR | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
|
||
|
|
#define SDRAM_DKERNEL (PAGE_SIZE_4MB | CPLB_L1_CHBL | CPLB_USER_RD | CPLB_USER_WR | CPLB_DIRTY | CPLB_SUPV_WR | CPLB_VALID | CPLB_LOCK | ANOMALY_05000158_WORKAROUND)
|
||
|
|
#define L1_DMEMORY (PAGE_SIZE_4MB | CPLB_SUPV_WR | CPLB_USER_WR | CPLB_USER_RD | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
|
||
|
|
#define SDRAM_EBIU (PAGE_SIZE_4MB | CPLB_DIRTY | CPLB_USER_RD | CPLB_USER_WR | CPLB_SUPV_WR | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
|
||
|
18 years ago
|
|
||
|
|
#else /*Write Through */
|
||
|
17 years ago
|
#define SDRAM_DGENERIC (PAGE_SIZE_4MB | CPLB_L1_CHBL | CPLB_WT | CPLB_L1_AOW | CPLB_SUPV_WR | CPLB_USER_RD | CPLB_USER_WR | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
|
||
|
|
#define SDRAM_DNON_CHBL (PAGE_SIZE_4MB | CPLB_WT | CPLB_L1_AOW | CPLB_SUPV_WR | CPLB_USER_WR | CPLB_USER_RD | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
|
||
|
|
#define SDRAM_DKERNEL (PAGE_SIZE_4MB | CPLB_L1_CHBL | CPLB_WT | CPLB_L1_AOW | CPLB_USER_RD | CPLB_SUPV_WR | CPLB_USER_WR | CPLB_VALID | CPLB_LOCK | ANOMALY_05000158_WORKAROUND)
|
||
|
|
#define L1_DMEMORY (PAGE_SIZE_4MB | CPLB_SUPV_WR | CPLB_USER_WR | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
|
||
|
|
#define SDRAM_EBIU (PAGE_SIZE_4MB | CPLB_WT | CPLB_L1_AOW | CPLB_USER_RD | CPLB_USER_WR | CPLB_SUPV_WR | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
|
||
|
18 years ago
|
#endif
|
||
|
|
|
||
|
|
#endif /* _CPLB_H */
|