Whitebox
/
u-boot
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

ARM: socfpga: use the default CONFIG_BOOTDELAY=2

Browse Source 
This option controls how long it should be paused before entering
the auto-boot mode.  The default value from Kconfig should be fine
except socfpga_vining_fpga_defconfig.

Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
master
Masahiro Yamada 8 years ago committed by Marek Vasut
parent 2863a9bfc2
commit 2da375c919
8 changed files with 0 additions and 8 deletions
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Show Stats Download Patch File Download Diff File
  1. 1
      configs/socfpga_arria5_defconfig
  2. 1
      configs/socfpga_cyclone5_defconfig
  3. 1
      configs/socfpga_de0_nano_soc_defconfig
  4. 1
      configs/socfpga_is1_defconfig
  5. 1
      configs/socfpga_mcvevk_defconfig
  6. 1
      configs/socfpga_sockit_defconfig
  7. 1
      configs/socfpga_socrates_defconfig
  8. 1
      configs/socfpga_sr1500_defconfig

1
configs/socfpga_arria5_defconfig
Unescape View File

@ -10,7 +10,6 @@ CONFIG_DEFAULT_DEVICE_TREE="socfpga_arria5_socdk"
CONFIG_SPL=y CONFIG_SPL=y
CONFIG_SPL_STACK_R=y CONFIG_SPL_STACK_R=y
CONFIG_FIT=y CONFIG_FIT=y
CONFIG_BOOTDELAY=3
CONFIG_HUSH_PARSER=y CONFIG_HUSH_PARSER=y
CONFIG_CMD_BOOTZ=y CONFIG_CMD_BOOTZ=y
# CONFIG_CMD_IMLS is not set # CONFIG_CMD_IMLS is not set

1
configs/socfpga_cyclone5_defconfig
Unescape View File

@ -10,7 +10,6 @@ CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_socdk"
CONFIG_SPL=y CONFIG_SPL=y
CONFIG_SPL_STACK_R=y CONFIG_SPL_STACK_R=y
CONFIG_FIT=y CONFIG_FIT=y
CONFIG_BOOTDELAY=3
CONFIG_HUSH_PARSER=y CONFIG_HUSH_PARSER=y
CONFIG_CMD_BOOTZ=y CONFIG_CMD_BOOTZ=y
# CONFIG_CMD_IMLS is not set # CONFIG_CMD_IMLS is not set

1
configs/socfpga_de0_nano_soc_defconfig
Unescape View File

@ -10,7 +10,6 @@ CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_de0_nano_soc"
CONFIG_SPL=y CONFIG_SPL=y
CONFIG_SPL_STACK_R=y CONFIG_SPL_STACK_R=y
CONFIG_FIT=y CONFIG_FIT=y
CONFIG_BOOTDELAY=3
CONFIG_HUSH_PARSER=y CONFIG_HUSH_PARSER=y
CONFIG_CMD_BOOTZ=y CONFIG_CMD_BOOTZ=y
# CONFIG_CMD_IMLS is not set # CONFIG_CMD_IMLS is not set

1
configs/socfpga_is1_defconfig
Unescape View File

@ -9,7 +9,6 @@ CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_is1"
CONFIG_SPL=y CONFIG_SPL=y
CONFIG_SPL_STACK_R=y CONFIG_SPL_STACK_R=y
CONFIG_FIT=y CONFIG_FIT=y
CONFIG_BOOTDELAY=3
CONFIG_HUSH_PARSER=y CONFIG_HUSH_PARSER=y
CONFIG_CMD_BOOTZ=y CONFIG_CMD_BOOTZ=y
# CONFIG_CMD_IMLS is not set # CONFIG_CMD_IMLS is not set

1
configs/socfpga_mcvevk_defconfig
Unescape View File

@ -10,7 +10,6 @@ CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_mcvevk"
CONFIG_SPL=y CONFIG_SPL=y
CONFIG_SPL_STACK_R=y CONFIG_SPL_STACK_R=y
CONFIG_FIT=y CONFIG_FIT=y
CONFIG_BOOTDELAY=3
CONFIG_HUSH_PARSER=y CONFIG_HUSH_PARSER=y
CONFIG_CMD_BOOTZ=y CONFIG_CMD_BOOTZ=y
# CONFIG_CMD_IMLS is not set # CONFIG_CMD_IMLS is not set

1
configs/socfpga_sockit_defconfig
Unescape View File

@ -10,7 +10,6 @@ CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_sockit"
CONFIG_SPL=y CONFIG_SPL=y
CONFIG_SPL_STACK_R=y CONFIG_SPL_STACK_R=y
CONFIG_FIT=y CONFIG_FIT=y
CONFIG_BOOTDELAY=3
CONFIG_HUSH_PARSER=y CONFIG_HUSH_PARSER=y
CONFIG_CMD_BOOTZ=y CONFIG_CMD_BOOTZ=y
# CONFIG_CMD_IMLS is not set # CONFIG_CMD_IMLS is not set

1
configs/socfpga_socrates_defconfig
Unescape View File

@ -10,7 +10,6 @@ CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_socrates"
CONFIG_SPL=y CONFIG_SPL=y
CONFIG_SPL_STACK_R=y CONFIG_SPL_STACK_R=y
CONFIG_FIT=y CONFIG_FIT=y
CONFIG_BOOTDELAY=3
CONFIG_HUSH_PARSER=y CONFIG_HUSH_PARSER=y
CONFIG_CMD_BOOTZ=y CONFIG_CMD_BOOTZ=y
# CONFIG_CMD_IMLS is not set # CONFIG_CMD_IMLS is not set

1
configs/socfpga_sr1500_defconfig
Unescape View File

@ -10,7 +10,6 @@ CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_sr1500"
CONFIG_SPL=y CONFIG_SPL=y
CONFIG_SPL_STACK_R=y CONFIG_SPL_STACK_R=y
CONFIG_FIT=y CONFIG_FIT=y
CONFIG_BOOTDELAY=3
CONFIG_HUSH_PARSER=y CONFIG_HUSH_PARSER=y
CONFIG_CMD_BOOTZ=y CONFIG_CMD_BOOTZ=y
# CONFIG_CMD_IMLS is not set # CONFIG_CMD_IMLS is not set

Write Preview
Loading…
Cancel
Save