Import various generic dts files from Linux kernel so that all keystone2 platforms can be DT in U-boot. Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>master
Lokesh Vutla
10 years ago
committed by
Tom Rini
parent
aaf461f9ad
commit
351f969088
@ -0,0 +1,414 @@ |
|||||||
|
/* |
||||||
|
* Device Tree Source for Keystone 2 clock tree |
||||||
|
* |
||||||
|
* Copyright (C) 2013 Texas Instruments, Inc. |
||||||
|
* |
||||||
|
* This program is free software; you can redistribute it and/or modify |
||||||
|
* it under the terms of the GNU General Public License version 2 as |
||||||
|
* published by the Free Software Foundation. |
||||||
|
*/ |
||||||
|
|
||||||
|
clocks { |
||||||
|
#address-cells = <1>; |
||||||
|
#size-cells = <1>; |
||||||
|
ranges; |
||||||
|
|
||||||
|
mainmuxclk: mainmuxclk@2310108 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,pll-mux-clock"; |
||||||
|
clocks = <&mainpllclk>, <&refclksys>; |
||||||
|
reg = <0x02310108 4>; |
||||||
|
bit-shift = <23>; |
||||||
|
bit-mask = <1>; |
||||||
|
clock-output-names = "mainmuxclk"; |
||||||
|
}; |
||||||
|
|
||||||
|
chipclk1: chipclk1 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "fixed-factor-clock"; |
||||||
|
clocks = <&mainmuxclk>; |
||||||
|
clock-div = <1>; |
||||||
|
clock-mult = <1>; |
||||||
|
clock-output-names = "chipclk1"; |
||||||
|
}; |
||||||
|
|
||||||
|
chipclk1rstiso: chipclk1rstiso { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "fixed-factor-clock"; |
||||||
|
clocks = <&mainmuxclk>; |
||||||
|
clock-div = <1>; |
||||||
|
clock-mult = <1>; |
||||||
|
clock-output-names = "chipclk1rstiso"; |
||||||
|
}; |
||||||
|
|
||||||
|
gemtraceclk: gemtraceclk@2310120 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,pll-divider-clock"; |
||||||
|
clocks = <&mainmuxclk>; |
||||||
|
reg = <0x02310120 4>; |
||||||
|
bit-shift = <0>; |
||||||
|
bit-mask = <8>; |
||||||
|
clock-output-names = "gemtraceclk"; |
||||||
|
}; |
||||||
|
|
||||||
|
chipstmxptclk: chipstmxptclk { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,pll-divider-clock"; |
||||||
|
clocks = <&mainmuxclk>; |
||||||
|
reg = <0x02310164 4>; |
||||||
|
bit-shift = <0>; |
||||||
|
bit-mask = <8>; |
||||||
|
clock-output-names = "chipstmxptclk"; |
||||||
|
}; |
||||||
|
|
||||||
|
chipclk12: chipclk12 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "fixed-factor-clock"; |
||||||
|
clocks = <&chipclk1>; |
||||||
|
clock-div = <2>; |
||||||
|
clock-mult = <1>; |
||||||
|
clock-output-names = "chipclk12"; |
||||||
|
}; |
||||||
|
|
||||||
|
chipclk13: chipclk13 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "fixed-factor-clock"; |
||||||
|
clocks = <&chipclk1>; |
||||||
|
clock-div = <3>; |
||||||
|
clock-mult = <1>; |
||||||
|
clock-output-names = "chipclk13"; |
||||||
|
}; |
||||||
|
|
||||||
|
paclk13: paclk13 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "fixed-factor-clock"; |
||||||
|
clocks = <&papllclk>; |
||||||
|
clock-div = <3>; |
||||||
|
clock-mult = <1>; |
||||||
|
clock-output-names = "paclk13"; |
||||||
|
}; |
||||||
|
|
||||||
|
chipclk14: chipclk14 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "fixed-factor-clock"; |
||||||
|
clocks = <&chipclk1>; |
||||||
|
clock-div = <4>; |
||||||
|
clock-mult = <1>; |
||||||
|
clock-output-names = "chipclk14"; |
||||||
|
}; |
||||||
|
|
||||||
|
chipclk16: chipclk16 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "fixed-factor-clock"; |
||||||
|
clocks = <&chipclk1>; |
||||||
|
clock-div = <6>; |
||||||
|
clock-mult = <1>; |
||||||
|
clock-output-names = "chipclk16"; |
||||||
|
}; |
||||||
|
|
||||||
|
chipclk112: chipclk112 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "fixed-factor-clock"; |
||||||
|
clocks = <&chipclk1>; |
||||||
|
clock-div = <12>; |
||||||
|
clock-mult = <1>; |
||||||
|
clock-output-names = "chipclk112"; |
||||||
|
}; |
||||||
|
|
||||||
|
chipclk124: chipclk124 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "fixed-factor-clock"; |
||||||
|
clocks = <&chipclk1>; |
||||||
|
clock-div = <24>; |
||||||
|
clock-mult = <1>; |
||||||
|
clock-output-names = "chipclk114"; |
||||||
|
}; |
||||||
|
|
||||||
|
chipclk1rstiso13: chipclk1rstiso13 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "fixed-factor-clock"; |
||||||
|
clocks = <&chipclk1rstiso>; |
||||||
|
clock-div = <3>; |
||||||
|
clock-mult = <1>; |
||||||
|
clock-output-names = "chipclk1rstiso13"; |
||||||
|
}; |
||||||
|
|
||||||
|
chipclk1rstiso14: chipclk1rstiso14 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "fixed-factor-clock"; |
||||||
|
clocks = <&chipclk1rstiso>; |
||||||
|
clock-div = <4>; |
||||||
|
clock-mult = <1>; |
||||||
|
clock-output-names = "chipclk1rstiso14"; |
||||||
|
}; |
||||||
|
|
||||||
|
chipclk1rstiso16: chipclk1rstiso16 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "fixed-factor-clock"; |
||||||
|
clocks = <&chipclk1rstiso>; |
||||||
|
clock-div = <6>; |
||||||
|
clock-mult = <1>; |
||||||
|
clock-output-names = "chipclk1rstiso16"; |
||||||
|
}; |
||||||
|
|
||||||
|
chipclk1rstiso112: chipclk1rstiso112 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "fixed-factor-clock"; |
||||||
|
clocks = <&chipclk1rstiso>; |
||||||
|
clock-div = <12>; |
||||||
|
clock-mult = <1>; |
||||||
|
clock-output-names = "chipclk1rstiso112"; |
||||||
|
}; |
||||||
|
|
||||||
|
clkmodrst0: clkmodrst0 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&chipclk16>; |
||||||
|
clock-output-names = "modrst0"; |
||||||
|
reg = <0x02350000 0xb00>, <0x02350000 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <0>; |
||||||
|
}; |
||||||
|
|
||||||
|
|
||||||
|
clkusb: clkusb { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&chipclk16>; |
||||||
|
clock-output-names = "usb"; |
||||||
|
reg = <0x02350008 0xb00>, <0x02350000 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <0>; |
||||||
|
}; |
||||||
|
|
||||||
|
clkaemifspi: clkaemifspi { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&chipclk16>; |
||||||
|
clock-output-names = "aemif-spi"; |
||||||
|
reg = <0x0235000c 0xb00>, <0x02350000 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <0>; |
||||||
|
}; |
||||||
|
|
||||||
|
|
||||||
|
clkdebugsstrc: clkdebugsstrc { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&chipclk13>; |
||||||
|
clock-output-names = "debugss-trc"; |
||||||
|
reg = <0x02350014 0xb00>, <0x02350000 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <1>; |
||||||
|
}; |
||||||
|
|
||||||
|
clktetbtrc: clktetbtrc { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&chipclk13>; |
||||||
|
clock-output-names = "tetb-trc"; |
||||||
|
reg = <0x02350018 0xb00>, <0x02350004 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <1>; |
||||||
|
}; |
||||||
|
|
||||||
|
clkpa: clkpa { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&paclk13>; |
||||||
|
clock-output-names = "pa"; |
||||||
|
reg = <0x0235001c 0xb00>, <0x02350008 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <2>; |
||||||
|
}; |
||||||
|
|
||||||
|
clkcpgmac: clkcpgmac { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&clkpa>; |
||||||
|
clock-output-names = "cpgmac"; |
||||||
|
reg = <0x02350020 0xb00>, <0x02350008 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <2>; |
||||||
|
}; |
||||||
|
|
||||||
|
clksa: clksa { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&clkpa>; |
||||||
|
clock-output-names = "sa"; |
||||||
|
reg = <0x02350024 0xb00>, <0x02350008 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <2>; |
||||||
|
}; |
||||||
|
|
||||||
|
clkpcie: clkpcie { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&chipclk12>; |
||||||
|
clock-output-names = "pcie"; |
||||||
|
reg = <0x02350028 0xb00>, <0x0235000c 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <3>; |
||||||
|
}; |
||||||
|
|
||||||
|
clksr: clksr { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&chipclk1rstiso112>; |
||||||
|
clock-output-names = "sr"; |
||||||
|
reg = <0x02350034 0xb00>, <0x02350018 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <6>; |
||||||
|
}; |
||||||
|
|
||||||
|
clkgem0: clkgem0 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&chipclk1>; |
||||||
|
clock-output-names = "gem0"; |
||||||
|
reg = <0x0235003c 0xb00>, <0x02350020 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <8>; |
||||||
|
}; |
||||||
|
|
||||||
|
clkddr30: clkddr30 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&chipclk12>; |
||||||
|
clock-output-names = "ddr3-0"; |
||||||
|
reg = <0x0235005c 0xb00>, <0x02350040 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <16>; |
||||||
|
}; |
||||||
|
|
||||||
|
clkwdtimer0: clkwdtimer0 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&clkmodrst0>; |
||||||
|
clock-output-names = "timer0"; |
||||||
|
reg = <0x02350000 0xb00>, <0x02350000 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <0>; |
||||||
|
}; |
||||||
|
|
||||||
|
clkwdtimer1: clkwdtimer1 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&clkmodrst0>; |
||||||
|
clock-output-names = "timer1"; |
||||||
|
reg = <0x02350000 0xb00>, <0x02350000 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <0>; |
||||||
|
}; |
||||||
|
|
||||||
|
clkwdtimer2: clkwdtimer2 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&clkmodrst0>; |
||||||
|
clock-output-names = "timer2"; |
||||||
|
reg = <0x02350000 0xb00>, <0x02350000 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <0>; |
||||||
|
}; |
||||||
|
|
||||||
|
clkwdtimer3: clkwdtimer3 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&clkmodrst0>; |
||||||
|
clock-output-names = "timer3"; |
||||||
|
reg = <0x02350000 0xb00>, <0x02350000 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <0>; |
||||||
|
}; |
||||||
|
|
||||||
|
clktimer15: clktimer15 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&clkmodrst0>; |
||||||
|
clock-output-names = "timer15"; |
||||||
|
reg = <0x02350000 0xb00>, <0x02350000 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <0>; |
||||||
|
}; |
||||||
|
|
||||||
|
clkuart0: clkuart0 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&clkmodrst0>; |
||||||
|
clock-output-names = "uart0"; |
||||||
|
reg = <0x02350000 0xb00>, <0x02350000 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <0>; |
||||||
|
}; |
||||||
|
|
||||||
|
clkuart1: clkuart1 { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&clkmodrst0>; |
||||||
|
clock-output-names = "uart1"; |
||||||
|
reg = <0x02350000 0xb00>, <0x02350000 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <0>; |
||||||
|
}; |
||||||
|
|
||||||
|
clkaemif: clkaemif { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&clkaemifspi>; |
||||||
|
clock-output-names = "aemif"; |
||||||
|
reg = <0x02350000 0xb00>, <0x02350000 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <0>; |
||||||
|
}; |
||||||
|
|
||||||
|
clkusim: clkusim { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&clkmodrst0>; |
||||||
|
clock-output-names = "usim"; |
||||||
|
reg = <0x02350000 0xb00>, <0x02350000 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <0>; |
||||||
|
}; |
||||||
|
|
||||||
|
clki2c: clki2c { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&clkmodrst0>; |
||||||
|
clock-output-names = "i2c"; |
||||||
|
reg = <0x02350000 0xb00>, <0x02350000 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <0>; |
||||||
|
}; |
||||||
|
|
||||||
|
clkspi: clkspi { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&clkaemifspi>; |
||||||
|
clock-output-names = "spi"; |
||||||
|
reg = <0x02350000 0xb00>, <0x02350000 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <0>; |
||||||
|
}; |
||||||
|
|
||||||
|
clkgpio: clkgpio { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&clkmodrst0>; |
||||||
|
clock-output-names = "gpio"; |
||||||
|
reg = <0x02350000 0xb00>, <0x02350000 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <0>; |
||||||
|
}; |
||||||
|
|
||||||
|
clkkeymgr: clkkeymgr { |
||||||
|
#clock-cells = <0>; |
||||||
|
compatible = "ti,keystone,psc-clock"; |
||||||
|
clocks = <&clkmodrst0>; |
||||||
|
clock-output-names = "keymgr"; |
||||||
|
reg = <0x02350000 0xb00>, <0x02350000 0x400>; |
||||||
|
reg-names = "control", "domain"; |
||||||
|
domain-id = <0>; |
||||||
|
}; |
||||||
|
}; |
||||||
@ -0,0 +1,324 @@ |
|||||||
|
/* |
||||||
|
* Copyright 2013 Texas Instruments, Inc. |
||||||
|
* |
||||||
|
* This program is free software; you can redistribute it and/or modify |
||||||
|
* it under the terms of the GNU General Public License version 2 as |
||||||
|
* published by the Free Software Foundation. |
||||||
|
*/ |
||||||
|
|
||||||
|
#include <dt-bindings/interrupt-controller/arm-gic.h> |
||||||
|
#include <dt-bindings/gpio/gpio.h> |
||||||
|
|
||||||
|
#include "skeleton.dtsi" |
||||||
|
|
||||||
|
/ { |
||||||
|
model = "Texas Instruments Keystone 2 SoC"; |
||||||
|
#address-cells = <2>; |
||||||
|
#size-cells = <2>; |
||||||
|
interrupt-parent = <&gic>; |
||||||
|
|
||||||
|
aliases { |
||||||
|
serial0 = &uart0; |
||||||
|
}; |
||||||
|
|
||||||
|
memory { |
||||||
|
reg = <0x00000000 0x80000000 0x00000000 0x40000000>; |
||||||
|
}; |
||||||
|
|
||||||
|
gic: interrupt-controller { |
||||||
|
compatible = "arm,cortex-a15-gic"; |
||||||
|
#interrupt-cells = <3>; |
||||||
|
interrupt-controller; |
||||||
|
reg = <0x0 0x02561000 0x0 0x1000>, |
||||||
|
<0x0 0x02562000 0x0 0x2000>, |
||||||
|
<0x0 0x02564000 0x0 0x1000>, |
||||||
|
<0x0 0x02566000 0x0 0x2000>; |
||||||
|
interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | |
||||||
|
IRQ_TYPE_LEVEL_HIGH)>; |
||||||
|
}; |
||||||
|
|
||||||
|
timer { |
||||||
|
compatible = "arm,armv7-timer"; |
||||||
|
interrupts = |
||||||
|
<GIC_PPI 13 |
||||||
|
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, |
||||||
|
<GIC_PPI 14 |
||||||
|
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, |
||||||
|
<GIC_PPI 11 |
||||||
|
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, |
||||||
|
<GIC_PPI 10 |
||||||
|
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>; |
||||||
|
}; |
||||||
|
|
||||||
|
pmu { |
||||||
|
compatible = "arm,cortex-a15-pmu"; |
||||||
|
interrupts = <GIC_SPI 20 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 21 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 22 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 23 IRQ_TYPE_EDGE_RISING>; |
||||||
|
}; |
||||||
|
|
||||||
|
soc { |
||||||
|
#address-cells = <1>; |
||||||
|
#size-cells = <1>; |
||||||
|
compatible = "ti,keystone","simple-bus"; |
||||||
|
interrupt-parent = <&gic>; |
||||||
|
ranges = <0x0 0x0 0x0 0xc0000000>; |
||||||
|
dma-ranges = <0x80000000 0x8 0x00000000 0x80000000>; |
||||||
|
|
||||||
|
pllctrl: pll-controller@02310000 { |
||||||
|
compatible = "ti,keystone-pllctrl", "syscon"; |
||||||
|
reg = <0x02310000 0x200>; |
||||||
|
}; |
||||||
|
|
||||||
|
devctrl: device-state-control@02620000 { |
||||||
|
compatible = "ti,keystone-devctrl", "syscon"; |
||||||
|
reg = <0x02620000 0x1000>; |
||||||
|
}; |
||||||
|
|
||||||
|
rstctrl: reset-controller { |
||||||
|
compatible = "ti,keystone-reset"; |
||||||
|
ti,syscon-pll = <&pllctrl 0xe4>; |
||||||
|
ti,syscon-dev = <&devctrl 0x328>; |
||||||
|
ti,wdt-list = <0>; |
||||||
|
}; |
||||||
|
|
||||||
|
/include/ "keystone-clocks.dtsi" |
||||||
|
|
||||||
|
uart0: serial@02530c00 { |
||||||
|
compatible = "ns16550a"; |
||||||
|
current-speed = <115200>; |
||||||
|
reg-shift = <2>; |
||||||
|
reg-io-width = <4>; |
||||||
|
reg = <0x02530c00 0x100>; |
||||||
|
clocks = <&clkuart0>; |
||||||
|
interrupts = <GIC_SPI 277 IRQ_TYPE_EDGE_RISING>; |
||||||
|
}; |
||||||
|
|
||||||
|
uart1: serial@02531000 { |
||||||
|
compatible = "ns16550a"; |
||||||
|
current-speed = <115200>; |
||||||
|
reg-shift = <2>; |
||||||
|
reg-io-width = <4>; |
||||||
|
reg = <0x02531000 0x100>; |
||||||
|
clocks = <&clkuart1>; |
||||||
|
interrupts = <GIC_SPI 280 IRQ_TYPE_EDGE_RISING>; |
||||||
|
}; |
||||||
|
|
||||||
|
i2c0: i2c@2530000 { |
||||||
|
compatible = "ti,davinci-i2c"; |
||||||
|
reg = <0x02530000 0x400>; |
||||||
|
clock-frequency = <100000>; |
||||||
|
clocks = <&clki2c>; |
||||||
|
interrupts = <GIC_SPI 283 IRQ_TYPE_EDGE_RISING>; |
||||||
|
#address-cells = <1>; |
||||||
|
#size-cells = <0>; |
||||||
|
}; |
||||||
|
|
||||||
|
i2c1: i2c@2530400 { |
||||||
|
compatible = "ti,davinci-i2c"; |
||||||
|
reg = <0x02530400 0x400>; |
||||||
|
clock-frequency = <100000>; |
||||||
|
clocks = <&clki2c>; |
||||||
|
interrupts = <GIC_SPI 286 IRQ_TYPE_EDGE_RISING>; |
||||||
|
#address-cells = <1>; |
||||||
|
#size-cells = <0>; |
||||||
|
}; |
||||||
|
|
||||||
|
i2c2: i2c@2530800 { |
||||||
|
compatible = "ti,davinci-i2c"; |
||||||
|
reg = <0x02530800 0x400>; |
||||||
|
clock-frequency = <100000>; |
||||||
|
clocks = <&clki2c>; |
||||||
|
interrupts = <GIC_SPI 289 IRQ_TYPE_EDGE_RISING>; |
||||||
|
#address-cells = <1>; |
||||||
|
#size-cells = <0>; |
||||||
|
}; |
||||||
|
|
||||||
|
spi0: spi@21000400 { |
||||||
|
compatible = "ti,dm6441-spi"; |
||||||
|
reg = <0x21000400 0x200>; |
||||||
|
num-cs = <4>; |
||||||
|
ti,davinci-spi-intr-line = <0>; |
||||||
|
interrupts = <GIC_SPI 292 IRQ_TYPE_EDGE_RISING>; |
||||||
|
clocks = <&clkspi>; |
||||||
|
#address-cells = <1>; |
||||||
|
#size-cells = <0>; |
||||||
|
}; |
||||||
|
|
||||||
|
spi1: spi@21000600 { |
||||||
|
compatible = "ti,dm6441-spi"; |
||||||
|
reg = <0x21000600 0x200>; |
||||||
|
num-cs = <4>; |
||||||
|
ti,davinci-spi-intr-line = <0>; |
||||||
|
interrupts = <GIC_SPI 296 IRQ_TYPE_EDGE_RISING>; |
||||||
|
clocks = <&clkspi>; |
||||||
|
#address-cells = <1>; |
||||||
|
#size-cells = <0>; |
||||||
|
}; |
||||||
|
|
||||||
|
spi2: spi@21000800 { |
||||||
|
compatible = "ti,dm6441-spi"; |
||||||
|
reg = <0x21000800 0x200>; |
||||||
|
num-cs = <4>; |
||||||
|
ti,davinci-spi-intr-line = <0>; |
||||||
|
interrupts = <GIC_SPI 300 IRQ_TYPE_EDGE_RISING>; |
||||||
|
clocks = <&clkspi>; |
||||||
|
#address-cells = <1>; |
||||||
|
#size-cells = <0>; |
||||||
|
}; |
||||||
|
|
||||||
|
usb_phy: usb_phy@2620738 { |
||||||
|
compatible = "ti,keystone-usbphy"; |
||||||
|
#address-cells = <1>; |
||||||
|
#size-cells = <1>; |
||||||
|
reg = <0x2620738 24>; |
||||||
|
status = "disabled"; |
||||||
|
}; |
||||||
|
|
||||||
|
usb: usb@2680000 { |
||||||
|
compatible = "ti,keystone-dwc3"; |
||||||
|
#address-cells = <1>; |
||||||
|
#size-cells = <1>; |
||||||
|
reg = <0x2680000 0x10000>; |
||||||
|
clocks = <&clkusb>; |
||||||
|
clock-names = "usb"; |
||||||
|
interrupts = <GIC_SPI 393 IRQ_TYPE_EDGE_RISING>; |
||||||
|
ranges; |
||||||
|
dma-coherent; |
||||||
|
dma-ranges; |
||||||
|
status = "disabled"; |
||||||
|
|
||||||
|
dwc3@2690000 { |
||||||
|
compatible = "synopsys,dwc3"; |
||||||
|
reg = <0x2690000 0x70000>; |
||||||
|
interrupts = <GIC_SPI 393 IRQ_TYPE_EDGE_RISING>; |
||||||
|
usb-phy = <&usb_phy>, <&usb_phy>; |
||||||
|
}; |
||||||
|
}; |
||||||
|
|
||||||
|
wdt: wdt@022f0080 { |
||||||
|
compatible = "ti,keystone-wdt","ti,davinci-wdt"; |
||||||
|
reg = <0x022f0080 0x80>; |
||||||
|
clocks = <&clkwdtimer0>; |
||||||
|
}; |
||||||
|
|
||||||
|
clock_event: timer@22f0000 { |
||||||
|
compatible = "ti,keystone-timer"; |
||||||
|
reg = <0x022f0000 0x80>; |
||||||
|
interrupts = <GIC_SPI 110 IRQ_TYPE_EDGE_RISING>; |
||||||
|
clocks = <&clktimer15>; |
||||||
|
}; |
||||||
|
|
||||||
|
gpio0: gpio@260bf00 { |
||||||
|
compatible = "ti,keystone-gpio"; |
||||||
|
reg = <0x0260bf00 0x100>; |
||||||
|
gpio-controller; |
||||||
|
#gpio-cells = <2>; |
||||||
|
/* HW Interrupts mapped to GPIO pins */ |
||||||
|
interrupts = <GIC_SPI 120 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 121 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 122 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 123 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 124 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 125 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 126 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 127 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 128 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 129 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 130 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 131 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 132 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 133 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 134 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 135 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 136 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 137 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 138 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 139 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 140 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 141 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 142 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 143 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 144 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 145 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 146 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 147 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 148 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 149 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 150 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 151 IRQ_TYPE_EDGE_RISING>; |
||||||
|
clocks = <&clkgpio>; |
||||||
|
clock-names = "gpio"; |
||||||
|
ti,ngpio = <32>; |
||||||
|
ti,davinci-gpio-unbanked = <32>; |
||||||
|
}; |
||||||
|
|
||||||
|
aemif: aemif@21000A00 { |
||||||
|
compatible = "ti,keystone-aemif", "ti,davinci-aemif"; |
||||||
|
#address-cells = <2>; |
||||||
|
#size-cells = <1>; |
||||||
|
clocks = <&clkaemif>; |
||||||
|
clock-names = "aemif"; |
||||||
|
clock-ranges; |
||||||
|
|
||||||
|
reg = <0x21000A00 0x00000100>; |
||||||
|
ranges = <0 0 0x30000000 0x10000000 |
||||||
|
1 0 0x21000A00 0x00000100>; |
||||||
|
}; |
||||||
|
|
||||||
|
kirq0: keystone_irq@26202a0 { |
||||||
|
compatible = "ti,keystone-irq"; |
||||||
|
interrupts = <GIC_SPI 4 IRQ_TYPE_EDGE_RISING>; |
||||||
|
interrupt-controller; |
||||||
|
#interrupt-cells = <1>; |
||||||
|
ti,syscon-dev = <&devctrl 0x2a0>; |
||||||
|
}; |
||||||
|
|
||||||
|
pcie0: pcie@21800000 { |
||||||
|
compatible = "ti,keystone-pcie", "snps,dw-pcie"; |
||||||
|
clocks = <&clkpcie>; |
||||||
|
clock-names = "pcie"; |
||||||
|
#address-cells = <3>; |
||||||
|
#size-cells = <2>; |
||||||
|
reg = <0x21801000 0x2000>, <0x21800000 0x1000>, <0x02620128 4>; |
||||||
|
ranges = <0x81000000 0 0 0x23250000 0 0x4000 |
||||||
|
0x82000000 0 0x50000000 0x50000000 0 0x10000000>; |
||||||
|
|
||||||
|
status = "disabled"; |
||||||
|
device_type = "pci"; |
||||||
|
num-lanes = <2>; |
||||||
|
|
||||||
|
#interrupt-cells = <1>; |
||||||
|
interrupt-map-mask = <0 0 0 7>; |
||||||
|
interrupt-map = <0 0 0 1 &pcie_intc0 0>, /* INT A */ |
||||||
|
<0 0 0 2 &pcie_intc0 1>, /* INT B */ |
||||||
|
<0 0 0 3 &pcie_intc0 2>, /* INT C */ |
||||||
|
<0 0 0 4 &pcie_intc0 3>; /* INT D */ |
||||||
|
|
||||||
|
pcie_msi_intc0: msi-interrupt-controller { |
||||||
|
interrupt-controller; |
||||||
|
#interrupt-cells = <1>; |
||||||
|
interrupt-parent = <&gic>; |
||||||
|
interrupts = <GIC_SPI 30 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 31 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 32 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 33 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 34 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 35 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 36 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 37 IRQ_TYPE_EDGE_RISING>; |
||||||
|
}; |
||||||
|
|
||||||
|
pcie_intc0: legacy-interrupt-controller { |
||||||
|
interrupt-controller; |
||||||
|
#interrupt-cells = <1>; |
||||||
|
interrupt-parent = <&gic>; |
||||||
|
interrupts = <GIC_SPI 26 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 27 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 28 IRQ_TYPE_EDGE_RISING>, |
||||||
|
<GIC_SPI 29 IRQ_TYPE_EDGE_RISING>; |
||||||
|
}; |
||||||
|
}; |
||||||
|
}; |
||||||
|
}; |
||||||
Loading…
Reference in new issue