|
|
@ -32,7 +32,7 @@ |
|
|
|
#define EMI1_RGMII1 0 |
|
|
|
#define EMI1_RGMII1 0 |
|
|
|
#define EMI1_RGMII2 1 |
|
|
|
#define EMI1_RGMII2 1 |
|
|
|
#define EMI1_SLOT1 2 |
|
|
|
#define EMI1_SLOT1 2 |
|
|
|
#if defined(CONFIG_T2080QDS) |
|
|
|
#if defined(CONFIG_TARGET_T2080QDS) |
|
|
|
#define EMI1_SLOT2 6 |
|
|
|
#define EMI1_SLOT2 6 |
|
|
|
#define EMI1_SLOT3 3 |
|
|
|
#define EMI1_SLOT3 3 |
|
|
|
#define EMI1_SLOT4 4 |
|
|
|
#define EMI1_SLOT4 4 |
|
|
@ -59,7 +59,7 @@ |
|
|
|
static int mdio_mux[NUM_FM_PORTS]; |
|
|
|
static int mdio_mux[NUM_FM_PORTS]; |
|
|
|
|
|
|
|
|
|
|
|
static const char * const mdio_names[] = { |
|
|
|
static const char * const mdio_names[] = { |
|
|
|
#if defined(CONFIG_T2080QDS) |
|
|
|
#if defined(CONFIG_TARGET_T2080QDS) |
|
|
|
"T2080QDS_MDIO_RGMII1", |
|
|
|
"T2080QDS_MDIO_RGMII1", |
|
|
|
"T2080QDS_MDIO_RGMII2", |
|
|
|
"T2080QDS_MDIO_RGMII2", |
|
|
|
"T2080QDS_MDIO_SLOT1", |
|
|
|
"T2080QDS_MDIO_SLOT1", |
|
|
@ -82,7 +82,7 @@ static const char * const mdio_names[] = { |
|
|
|
}; |
|
|
|
}; |
|
|
|
|
|
|
|
|
|
|
|
/* Map SerDes1 8 lanes to default slot, will be initialized dynamically */ |
|
|
|
/* Map SerDes1 8 lanes to default slot, will be initialized dynamically */ |
|
|
|
#if defined(CONFIG_T2080QDS) |
|
|
|
#if defined(CONFIG_TARGET_T2080QDS) |
|
|
|
static u8 lane_to_slot[] = {3, 3, 3, 3, 1, 1, 1, 1}; |
|
|
|
static u8 lane_to_slot[] = {3, 3, 3, 3, 1, 1, 1, 1}; |
|
|
|
#elif defined(CONFIG_T2081QDS) |
|
|
|
#elif defined(CONFIG_T2081QDS) |
|
|
|
static u8 lane_to_slot[] = {2, 2, 2, 2, 1, 1, 1, 1}; |
|
|
|
static u8 lane_to_slot[] = {2, 2, 2, 2, 1, 1, 1, 1}; |
|
|
@ -204,7 +204,7 @@ void board_ft_fman_fixup_port(void *fdt, char *compat, phys_addr_t addr, |
|
|
|
int off; |
|
|
|
int off; |
|
|
|
|
|
|
|
|
|
|
|
ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); |
|
|
|
ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); |
|
|
|
#ifdef CONFIG_T2080QDS |
|
|
|
#ifdef CONFIG_TARGET_T2080QDS |
|
|
|
serdes_corenet_t *srds_regs = |
|
|
|
serdes_corenet_t *srds_regs = |
|
|
|
(void *)CONFIG_SYS_FSL_CORENET_SERDES_ADDR; |
|
|
|
(void *)CONFIG_SYS_FSL_CORENET_SERDES_ADDR; |
|
|
|
u32 srds1_pccr1 = in_be32(&srds_regs->srdspccr1); |
|
|
|
u32 srds1_pccr1 = in_be32(&srds_regs->srdspccr1); |
|
|
@ -217,7 +217,7 @@ void board_ft_fman_fixup_port(void *fdt, char *compat, phys_addr_t addr, |
|
|
|
if (fm_info_get_enet_if(port) == PHY_INTERFACE_MODE_SGMII) { |
|
|
|
if (fm_info_get_enet_if(port) == PHY_INTERFACE_MODE_SGMII) { |
|
|
|
phy = fm_info_get_phy_address(port); |
|
|
|
phy = fm_info_get_phy_address(port); |
|
|
|
switch (port) { |
|
|
|
switch (port) { |
|
|
|
#if defined(CONFIG_T2080QDS) |
|
|
|
#if defined(CONFIG_TARGET_T2080QDS) |
|
|
|
case FM1_DTSEC1: |
|
|
|
case FM1_DTSEC1: |
|
|
|
if (hwconfig_sub("fsl_1gkx", "fm1_1g1")) { |
|
|
|
if (hwconfig_sub("fsl_1gkx", "fm1_1g1")) { |
|
|
|
media_type = 1; |
|
|
|
media_type = 1; |
|
|
@ -454,7 +454,7 @@ static void initialize_lane_to_slot(void) |
|
|
|
srds_s1 >>= FSL_CORENET2_RCWSR4_SRDS1_PRTCL_SHIFT; |
|
|
|
srds_s1 >>= FSL_CORENET2_RCWSR4_SRDS1_PRTCL_SHIFT; |
|
|
|
|
|
|
|
|
|
|
|
switch (srds_s1) { |
|
|
|
switch (srds_s1) { |
|
|
|
#if defined(CONFIG_T2080QDS) |
|
|
|
#if defined(CONFIG_TARGET_T2080QDS) |
|
|
|
case 0x51: |
|
|
|
case 0x51: |
|
|
|
case 0x5f: |
|
|
|
case 0x5f: |
|
|
|
case 0x65: |
|
|
|
case 0x65: |
|
|
@ -552,7 +552,7 @@ int board_eth_init(bd_t *bis) |
|
|
|
t208xqds_mdio_init(DEFAULT_FM_MDIO_NAME, EMI1_SLOT1); |
|
|
|
t208xqds_mdio_init(DEFAULT_FM_MDIO_NAME, EMI1_SLOT1); |
|
|
|
t208xqds_mdio_init(DEFAULT_FM_MDIO_NAME, EMI1_SLOT2); |
|
|
|
t208xqds_mdio_init(DEFAULT_FM_MDIO_NAME, EMI1_SLOT2); |
|
|
|
t208xqds_mdio_init(DEFAULT_FM_MDIO_NAME, EMI1_SLOT3); |
|
|
|
t208xqds_mdio_init(DEFAULT_FM_MDIO_NAME, EMI1_SLOT3); |
|
|
|
#if defined(CONFIG_T2080QDS) |
|
|
|
#if defined(CONFIG_TARGET_T2080QDS) |
|
|
|
t208xqds_mdio_init(DEFAULT_FM_MDIO_NAME, EMI1_SLOT4); |
|
|
|
t208xqds_mdio_init(DEFAULT_FM_MDIO_NAME, EMI1_SLOT4); |
|
|
|
#endif |
|
|
|
#endif |
|
|
|
t208xqds_mdio_init(DEFAULT_FM_MDIO_NAME, EMI1_SLOT5); |
|
|
|
t208xqds_mdio_init(DEFAULT_FM_MDIO_NAME, EMI1_SLOT5); |
|
|
@ -663,7 +663,7 @@ int board_eth_init(bd_t *bis) |
|
|
|
fm_info_set_phy_address(FM1_DTSEC1, SGMII_CARD_PORT3_PHY_ADDR); |
|
|
|
fm_info_set_phy_address(FM1_DTSEC1, SGMII_CARD_PORT3_PHY_ADDR); |
|
|
|
fm_info_set_phy_address(FM1_DTSEC2, SGMII_CARD_PORT4_PHY_ADDR); |
|
|
|
fm_info_set_phy_address(FM1_DTSEC2, SGMII_CARD_PORT4_PHY_ADDR); |
|
|
|
break; |
|
|
|
break; |
|
|
|
#if defined(CONFIG_T2080QDS) |
|
|
|
#if defined(CONFIG_TARGET_T2080QDS) |
|
|
|
case 0xd9: |
|
|
|
case 0xd9: |
|
|
|
case 0xd3: |
|
|
|
case 0xd3: |
|
|
|
case 0xcb: |
|
|
|
case 0xcb: |
|
|
|