Do not specify own zynq specific SPL macros because there is no need for that. Signed-off-by: Michal Simek <michal.simek@xilinx.com> Reviewed-by: Masahiro Yamada <yamada.m@jp.panasonic.com>master
parent
dbc31f6a20
commit
ae2ee77f98
@ -1,16 +0,0 @@ |
|||||||
/*
|
|
||||||
* (C) Copyright 2014 Xilinx, Inc. Michal Simek |
|
||||||
* |
|
||||||
* SPDX-License-Identifier: GPL-2.0+ |
|
||||||
*/ |
|
||||||
#ifndef _ASM_ARCH_SPL_H_ |
|
||||||
#define _ASM_ARCH_SPL_H_ |
|
||||||
|
|
||||||
#define BOOT_DEVICE_NONE 0 |
|
||||||
#define BOOT_DEVICE_RAM 1 |
|
||||||
#define BOOT_DEVICE_SPI 2 |
|
||||||
#define BOOT_DEVICE_MMC1 3 |
|
||||||
#define BOOT_DEVICE_MMC2 4 |
|
||||||
#define BOOT_DEVICE_MMC2_2 5 |
|
||||||
|
|
||||||
#endif |
|
Loading…
Reference in new issue