To add the DesignWare MMC driver support for Altera SOCFPGA. It required information such as clocks and bus width from platform specific files (SOCFPGA handoff files) Signed-off-by: Chin Liang See <clsee@altera.com> Cc: Rajeshwari Shinde <rajeshwari.s@samsung.com> Cc: Jaehoon Chung <jh80.chung@samsung.com> Cc: Pantelis Antoniou <panto@antoniou-consulting.com> Cc: Wolfgang Denk <wd@denx.de> Acked-by: Pantelis Antoniou <panto@antoniou-consulting.com>master
parent
ab71188ce8
commit
c5c1af2176
@ -0,0 +1,12 @@ |
|||||||
|
/*
|
||||||
|
* (C) Copyright 2013 Altera Corporation <www.altera.com> |
||||||
|
* |
||||||
|
* SPDX-License-Identifier: GPL-2.0+ |
||||||
|
*/ |
||||||
|
|
||||||
|
#ifndef _SOCFPGA_DWMMC_H_ |
||||||
|
#define _SOCFPGA_DWMMC_H_ |
||||||
|
|
||||||
|
extern int socfpga_dwmmc_init(u32 regbase, int bus_width, int index); |
||||||
|
|
||||||
|
#endif /* _SOCFPGA_SDMMC_H_ */ |
@ -0,0 +1,53 @@ |
|||||||
|
|
||||||
|
-------------------------------------------- |
||||||
|
SOCFPGA Documentation for U-Boot and SPL |
||||||
|
-------------------------------------------- |
||||||
|
|
||||||
|
This README is about U-Boot and SPL support for Altera's ARM Cortex-A9MPCore |
||||||
|
based SOCFPGA. To know more about the hardware itself, please refer to |
||||||
|
www.altera.com. |
||||||
|
|
||||||
|
|
||||||
|
-------------------------------------------- |
||||||
|
socfpga_dw_mmc |
||||||
|
-------------------------------------------- |
||||||
|
Here are macro and detailed configuration required to enable DesignWare SDMMC |
||||||
|
controller support within SOCFPGA |
||||||
|
|
||||||
|
#define CONFIG_MMC |
||||||
|
-> To enable the SD MMC framework support |
||||||
|
|
||||||
|
#define CONFIG_SDMMC_BASE (SOCFPGA_SDMMC_ADDRESS) |
||||||
|
-> The base address of CSR register for DesignWare SDMMC controller |
||||||
|
|
||||||
|
#define CONFIG_GENERIC_MMC |
||||||
|
-> Enable the generic MMC driver |
||||||
|
|
||||||
|
#define CONFIG_SYS_MMC_MAX_BLK_COUNT 256 |
||||||
|
-> Using smaller max blk cnt to avoid flooding the limited stack in OCRAM |
||||||
|
|
||||||
|
#define CONFIG_DWMMC |
||||||
|
-> Enable the common DesignWare SDMMC controller framework |
||||||
|
|
||||||
|
#define CONFIG_SOCFPGA_DWMMC |
||||||
|
-> Enable the SOCFPGA specific driver for DesignWare SDMMC controller |
||||||
|
|
||||||
|
#define CONFIG_SOCFPGA_DWMMC_FIFO_DEPTH 1024 |
||||||
|
-> The FIFO depth for SOCFPGA DesignWare SDMMC controller |
||||||
|
|
||||||
|
#define CONFIG_SOCFPGA_DWMMC_DRVSEL 3 |
||||||
|
-> Phase-shifted clock of sdmmc_clk for controller to drive command and data to |
||||||
|
the card to meet hold time requirements. SD clock is running at 50MHz and |
||||||
|
drvsel is set to shift 135 degrees (3 * 45 degrees). With that, the hold time |
||||||
|
is 135 / 360 * 20ns = 7.5ns. |
||||||
|
|
||||||
|
#define CONFIG_SOCFPGA_DWMMC_SMPSEL 0 |
||||||
|
-> Phase-shifted clock of sdmmc_clk used to sample the command and data from |
||||||
|
the card |
||||||
|
|
||||||
|
#define CONFIG_SOCFPGA_DWMMC_BUS_WIDTH 4 |
||||||
|
-> Bus width of data line which either 1, 4 or 8 and based on board routing. |
||||||
|
|
||||||
|
#define CONFIG_SOCFPGA_DWMMC_BUS_HZ 50000000 |
||||||
|
-> The clock rate to controller. Do note the controller have a wrapper which |
||||||
|
divide the clock from PLL by 4. |
@ -0,0 +1,68 @@ |
|||||||
|
/*
|
||||||
|
* (C) Copyright 2013 Altera Corporation <www.altera.com> |
||||||
|
* |
||||||
|
* SPDX-License-Identifier: GPL-2.0+ |
||||||
|
*/ |
||||||
|
|
||||||
|
#include <common.h> |
||||||
|
#include <malloc.h> |
||||||
|
#include <dwmmc.h> |
||||||
|
#include <asm/arch/dwmmc.h> |
||||||
|
#include <asm/arch/clock_manager.h> |
||||||
|
#include <asm/arch/system_manager.h> |
||||||
|
|
||||||
|
static const struct socfpga_clock_manager *clock_manager_base = |
||||||
|
(void *)SOCFPGA_CLKMGR_ADDRESS; |
||||||
|
static const struct socfpga_system_manager *system_manager_base = |
||||||
|
(void *)SOCFPGA_SYSMGR_ADDRESS; |
||||||
|
|
||||||
|
static char *SOCFPGA_NAME = "SOCFPGA DWMMC"; |
||||||
|
|
||||||
|
static void socfpga_dwmci_clksel(struct dwmci_host *host) |
||||||
|
{ |
||||||
|
unsigned int drvsel; |
||||||
|
unsigned int smplsel; |
||||||
|
|
||||||
|
/* Disable SDMMC clock. */ |
||||||
|
clrbits_le32(&clock_manager_base->per_pll_en, |
||||||
|
CLKMGR_PERPLLGRP_EN_SDMMCCLK_MASK); |
||||||
|
|
||||||
|
/* Configures drv_sel and smpl_sel */ |
||||||
|
drvsel = CONFIG_SOCFPGA_DWMMC_DRVSEL; |
||||||
|
smplsel = CONFIG_SOCFPGA_DWMMC_SMPSEL; |
||||||
|
|
||||||
|
debug("%s: drvsel %d smplsel %d\n", __func__, drvsel, smplsel); |
||||||
|
writel(SYSMGR_SDMMC_CTRL_SET(smplsel, drvsel), |
||||||
|
&system_manager_base->sdmmcgrp_ctrl); |
||||||
|
|
||||||
|
debug("%s: SYSMGR_SDMMCGRP_CTRL_REG = 0x%x\n", __func__, |
||||||
|
readl(&system_manager_base->sdmmcgrp_ctrl)); |
||||||
|
|
||||||
|
/* Enable SDMMC clock */ |
||||||
|
setbits_le32(&clock_manager_base->per_pll_en, |
||||||
|
CLKMGR_PERPLLGRP_EN_SDMMCCLK_MASK); |
||||||
|
} |
||||||
|
|
||||||
|
int socfpga_dwmmc_init(u32 regbase, int bus_width, int index) |
||||||
|
{ |
||||||
|
struct dwmci_host *host = NULL; |
||||||
|
host = calloc(sizeof(struct dwmci_host), 1); |
||||||
|
if (!host) { |
||||||
|
printf("dwmci_host calloc fail!\n"); |
||||||
|
return -1; |
||||||
|
} |
||||||
|
|
||||||
|
host->name = SOCFPGA_NAME; |
||||||
|
host->ioaddr = (void *)regbase; |
||||||
|
host->buswidth = bus_width; |
||||||
|
host->clksel = socfpga_dwmci_clksel; |
||||||
|
host->dev_index = index; |
||||||
|
/* fixed clock divide by 4 which due to the SDMMC wrapper */ |
||||||
|
host->bus_hz = CONFIG_SOCFPGA_DWMMC_BUS_HZ; |
||||||
|
host->fifoth_val = MSIZE(0x2) | |
||||||
|
RX_WMARK(CONFIG_SOCFPGA_DWMMC_FIFO_DEPTH / 2 - 1) | |
||||||
|
TX_WMARK(CONFIG_SOCFPGA_DWMMC_FIFO_DEPTH / 2); |
||||||
|
|
||||||
|
return add_dwmci(host, host->bus_hz, 400000); |
||||||
|
} |
||||||
|
|
Loading…
Reference in new issue