Whitebox
/
u-boot
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

mpc8641: Change 32-bit memory map

Browse Source 
The memory map on the 8641hpcn is modified to look more like
the 85xx boards; this is a step towards a more standardized
layout going forward. As part of this change, we now relocate
the flash.

The regions for some of the mappings were far larger than they
needed to be.  I have reduced the mappings to match the
actual sizes supported by the hardware.

In addition I have removed the comments at the head
of the BAT blocks in the config file, rather than updating
them.  These get horribly out of date, and it's a simple
matter to look at the defines to see what they are set to
since everything is right here in the same file.

Documentation has been changed to reflect the new map, as this
change is user visible, and affects the OS which runs post-uboot.

Signed-off-by: Becky Bruce <becky.bruce@freescale.com>
master
Becky Bruce 16 years ago committed by Jon Loeliger
parent bf9a8c3430
commit c759a01a00
5 changed files with 75 additions and 68 deletions
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Show Stats Download Patch File Download Diff File
  1. 2
      board/freescale/mpc8641hpcn/config.mk
  2. 23
      board/freescale/mpc8641hpcn/law.c
  3. 2
      cpu/mpc86xx/start.S
  4. 40
      doc/README.mpc8641hpcn
  5. 76
      include/configs/MPC8641HPCN.h

2
board/freescale/mpc8641hpcn/config.mk
Unescape View File

@ -25,7 +25,7 @@
# default CCSRBAR is at 0xff700000 # default CCSRBAR is at 0xff700000
# assume U-Boot is less than 0.5MB # assume U-Boot is less than 0.5MB
# #
TEXT_BASE = 0xfff00000 TEXT_BASE = 0xeff00000
PLATFORM_CPPFLAGS += -DCONFIG_MPC86xx=1 PLATFORM_CPPFLAGS += -DCONFIG_MPC86xx=1
PLATFORM_CPPFLAGS += -DCONFIG_MPC8641=1 -maltivec -mabi=altivec -msoft-float PLATFORM_CPPFLAGS += -DCONFIG_MPC8641=1 -maltivec -mabi=altivec -msoft-float

23
board/freescale/mpc8641hpcn/law.c
Unescape View File

@ -31,17 +31,20 @@
* LAW(Local Access Window) configuration: * LAW(Local Access Window) configuration:
* *
* 0x0000_0000 0x7fff_ffff DDR 2G * 0x0000_0000 0x7fff_ffff DDR 2G
* if PCI
* 0x8000_0000 0x9fff_ffff PCI1 MEM 512M * 0x8000_0000 0x9fff_ffff PCI1 MEM 512M
* 0xa000_0000 0xbfff_ffff PCI2 MEM 512M * 0xa000_0000 0xbfff_ffff PCI2 MEM 512M
* 0xc000_0000 0xdfff_ffff RapidIO 512M * else if RIO
* 0xe200_0000 0xe2ff_ffff PCI1 IO 16M * 0x8000_0000 0x9fff_ffff RapidIO 512M
* 0xe300_0000 0xe3ff_ffff PCI2 IO 16M * endif
* 0xf800_0000 0xf80f_ffff CCSRBAR 1M * 0xffc0_0000 0xffc0_ffff PCI1 IO 64K
* 0xf810_0000 0xf81f_ffff PIXIS 1M * 0xffc1_0000 0xffc1_ffff PCI2 IO 64K
* 0xfe00_0000 0xffff_ffff FLASH (boot bank) 32M * 0xffe0_0000 0xffef_ffff CCSRBAR 1M
* 0xffdf_0000 0xffe0_0000 PIXIS, CF 64K
* 0xef80_0000 0xefff_ffff FLASH (boot bank) 8M
* *
* Notes: * Notes:
* CCSRBAR don't need a configured Local Access Window. * CCSRBAR doesn't need a configured Local Access Window.
* If flash is 8M at default position (last 8M), no LAW needed. * If flash is 8M at default position (last 8M), no LAW needed.
*/ */
@ -52,12 +55,12 @@ struct law_entry law_table[] = {
#ifdef CONFIG_PCI #ifdef CONFIG_PCI
SET_LAW(CONFIG_SYS_PCI1_MEM_BASE, LAW_SIZE_512M, LAW_TRGT_IF_PCI_1), SET_LAW(CONFIG_SYS_PCI1_MEM_BASE, LAW_SIZE_512M, LAW_TRGT_IF_PCI_1),
SET_LAW(CONFIG_SYS_PCI2_MEM_BASE, LAW_SIZE_512M, LAW_TRGT_IF_PCI_2), SET_LAW(CONFIG_SYS_PCI2_MEM_BASE, LAW_SIZE_512M, LAW_TRGT_IF_PCI_2),
SET_LAW(CONFIG_SYS_PCI1_IO_PHYS, LAW_SIZE_16M, LAW_TRGT_IF_PCI_1), SET_LAW(CONFIG_SYS_PCI1_IO_PHYS, LAW_SIZE_64K, LAW_TRGT_IF_PCI_1),
SET_LAW(CONFIG_SYS_PCI2_IO_PHYS, LAW_SIZE_16M, LAW_TRGT_IF_PCI_2), SET_LAW(CONFIG_SYS_PCI2_IO_PHYS, LAW_SIZE_64K, LAW_TRGT_IF_PCI_2),
#elif defined(CONFIG_RIO) #elif defined(CONFIG_RIO)
SET_LAW(CONFIG_SYS_RIO_MEM_PHYS, LAW_SIZE_512M, LAW_TRGT_IF_RIO), SET_LAW(CONFIG_SYS_RIO_MEM_PHYS, LAW_SIZE_512M, LAW_TRGT_IF_RIO),
#endif #endif
SET_LAW(PIXIS_BASE, LAW_SIZE_2M, LAW_TRGT_IF_LBC), SET_LAW(PIXIS_BASE, LAW_SIZE_64K, LAW_TRGT_IF_LBC),
SET_LAW(CONFIG_SYS_FLASH_BASE, LAW_SIZE_8M, LAW_TRGT_IF_LBC), SET_LAW(CONFIG_SYS_FLASH_BASE, LAW_SIZE_8M, LAW_TRGT_IF_LBC),
}; };

2
cpu/mpc86xx/start.S
Unescape View File

@ -285,7 +285,7 @@ addr_trans_enabled:
#ifdef RUN_DIAG #ifdef RUN_DIAG
/* Load PX_AUX register address in r4 */ /* Load PX_AUX register address in r4 */
lis r4, 0xf810 lis r4, PIXIS_BASE@h
ori r4, r4, 0x6 ori r4, r4, 0x6
/* Load contents of PX_AUX in r3 bits 24 to 31*/ /* Load contents of PX_AUX in r3 bits 24 to 31*/
lbz r3, 0(r4) lbz r3, 0(r4)

40
doc/README.mpc8641hpcn
Unescape View File

@ -79,51 +79,53 @@ Switches:
3. Flash U-Boot 3. Flash U-Boot
--------------- ---------------
The flash range 0xFF800000 to 0xFFFFFFFF can be divided into 2 halves. The flash range 0xEF800000 to 0xEFFFFFFF can be divided into 2 halves.
It is possible to use either half to boot using u-boot. Switch 5 bit 2 It is possible to use either half to boot using u-boot. Switch 5 bit 2
is used for this purpose. is used for this purpose.
0xFF800000 to 0xFFBFFFFF - 4MB 0xEF800000 to 0xEFBFFFFF - 4MB
0xFFC00000 to 0xFFFFFFFF - 4MB 0xEFC00000 to 0xEFFFFFFF - 4MB
When this bit is 0, U-Boot is at 0xFFF00000. When this bit is 0, U-Boot is at 0xEFF00000.
When this bit is 1, U-Boot is at 0xFFB00000. When this bit is 1, U-Boot is at 0xEFB00000.
Use the above mentioned flash commands to program the other half, and Use the above mentioned flash commands to program the other half, and
use switch 5, bit 2 to alternate between the halves. Note: The booting use switch 5, bit 2 to alternate between the halves. Note: The booting
version of U-Boot will always be at 0xFFF00000. version of U-Boot will always be at 0xEFF00000.
To Flash U-Boot into the booting bank (0xFFC00000 - 0xFFFFFFFF): To Flash U-Boot into the booting bank (0xEFC00000 - 0xEFFFFFFF):
tftp 1000000 u-boot.bin tftp 1000000 u-boot.bin
protect off all protect off all
erase fff00000 +$filesize erase eff00000 +$filesize
cp.b 1000000 fff00000 $filesize cp.b 1000000 eff00000 $filesize
or use tftpflash command: or use tftpflash command:
run tftpflash run tftpflash
To Flash U-boot into the alternative bank (0xFF800000 - 0xFFBFFFFF): To Flash U-boot into the alternative bank (0xEF800000 - 0xEFBFFFFF):
tftp 1000000 u-boot.bin tftp 1000000 u-boot.bin
erase ffb00000 +$filesize erase efb00000 +$filesize
cp.b 1000000 ffb00000 $filesize cp.b 1000000 efb00000 $filesize
4. Memory Map 4. Memory Map
------------- -------------
NOTE: RIO and PCI are mutually exclusive, so they share an address
Memory Range Device Size Memory Range Device Size
------------ ------ ---- ------------ ------ ----
0x0000_0000 0x7fff_ffff DDR 2G 0x0000_0000 0x7fff_ffff DDR 2G
0x8000_0000 0x9fff_ffff RIO MEM 512M
0x8000_0000 0x9fff_ffff PCI1/PEX1 MEM 512M 0x8000_0000 0x9fff_ffff PCI1/PEX1 MEM 512M
0xa000_0000 0xafff_ffff PCI2/PEX2 MEM 512M 0xa000_0000 0xbfff_ffff PCI2/PEX2 MEM 512M
0xf800_0000 0xf80f_ffff CCSR 1M 0xffe0_0000 0xffef_ffff CCSR 1M
0xf810_0000 0xf81f_ffff PIXIS 1M 0xffdf_0000 0xffdf_7fff PIXIS 8K
0xffdf_8000 0xffdf_ffff CF 8K
0xf840_0000 0xf840_3fff Stack space 32K 0xf840_0000 0xf840_3fff Stack space 32K
0xe200_0000 0xe2ff_ffff PCI1/PEX1 IO 16M 0xffc0_0000 0xffc0_ffff PCI1/PEX1 IO 64K
0xe300_0000 0xe3ff_ffff PCI2/PEX2 IO 16M 0xffc1_0000 0xffc1_ffff PCI2/PEX2 IO 64K
0xfe00_0000 0xfeff_ffff Flash(alternate)16M 0xef80_0000 0xefff_ffff Flash 8M
0xff00_0000 0xffff_ffff Flash(boot bank)16M
5. pixis_reset command 5. pixis_reset command
-------------------- --------------------

76
include/configs/MPC8641HPCN.h
Unescape View File

@ -96,7 +96,7 @@ extern unsigned long get_board_sys_clk(unsigned long dummy);
* actual resources get mapped (not physical addresses) * actual resources get mapped (not physical addresses)
*/ */
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 /* CCSRBAR Default */ #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 /* CCSRBAR Default */
#define CONFIG_SYS_CCSRBAR 0xf8000000 /* relocated CCSRBAR */ #define CONFIG_SYS_CCSRBAR 0xffe00000 /* relocated CCSRBAR */
#define CONFIG_SYS_IMMR CONFIG_SYS_CCSRBAR /* PQII uses CONFIG_SYS_IMMR */ #define CONFIG_SYS_IMMR CONFIG_SYS_CCSRBAR /* PQII uses CONFIG_SYS_IMMR */
#define CONFIG_SYS_PCI1_ADDR (CONFIG_SYS_CCSRBAR+0x8000) #define CONFIG_SYS_PCI1_ADDR (CONFIG_SYS_CCSRBAR+0x8000)
@ -159,7 +159,7 @@ extern unsigned long get_board_sys_clk(unsigned long dummy);
#define CONFIG_SYS_I2C_EEPROM_ADDR 0x57 #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
#define CONFIG_SYS_FLASH_BASE 0xff800000 /* start of FLASH 8M */ #define CONFIG_SYS_FLASH_BASE 0xef800000 /* start of FLASH 8M */
#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE} #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE}
@ -172,15 +172,22 @@ extern unsigned long get_board_sys_clk(unsigned long dummy);
#define CONFIG_SYS_BR2_PRELIM (BR_PHYS_ADDR(CF_BASE) \ #define CONFIG_SYS_BR2_PRELIM (BR_PHYS_ADDR(CF_BASE) \
| 0x00001001) /* port size 16bit */ | 0x00001001) /* port size 16bit */
#define CONFIG_SYS_OR2_PRELIM 0xfff06ff7 /* 1MB Compact Flash area*/ #define CONFIG_SYS_OR2_PRELIM 0xffffeff7 /* 32k Compact Flash */
#define CONFIG_SYS_BR3_PRELIM (BR_PHYS_ADDR(PIXIS_BASE) \ #define CONFIG_SYS_BR3_PRELIM (BR_PHYS_ADDR(PIXIS_BASE) \
| 0x00000801) /* port size 8bit */ | 0x00000801) /* port size 8bit */
#define CONFIG_SYS_OR3_PRELIM 0xfff06ff7 /* 1MB PIXIS area*/ #define CONFIG_SYS_OR3_PRELIM 0xffffeff7 /* 32k PIXIS area*/
/*
* The LBC_BASE is the base of the region that contains the PIXIS and the CF.
* The PIXIS and CF by themselves aren't large enough to take up the 128k
* required for the smallest BAT mapping, so there's a 64k hole.
*/
#define CONFIG_SYS_LBC_BASE 0xffde0000
#define CONFIG_FSL_PIXIS 1 /* use common PIXIS code */ #define CONFIG_FSL_PIXIS 1 /* use common PIXIS code */
#define PIXIS_BASE (CONFIG_SYS_CCSRBAR + 0x00100000) /* PIXIS registers */ #define PIXIS_BASE (CONFIG_SYS_LBC_BASE + 0x00010000)
#define PIXIS_SIZE 0x00008000 /* 32k */
#define PIXIS_ID 0x0 /* Board ID at offset 0 */ #define PIXIS_ID 0x0 /* Board ID at offset 0 */
#define PIXIS_VER 0x1 /* Board version at offset 1 */ #define PIXIS_VER 0x1 /* Board version at offset 1 */
#define PIXIS_PVER 0x2 /* PIXIS FPGA version at offset 2 */ #define PIXIS_PVER 0x2 /* PIXIS FPGA version at offset 2 */
@ -198,7 +205,7 @@ extern unsigned long get_board_sys_clk(unsigned long dummy);
#define CONFIG_SYS_PIXIS_VBOOT_MASK 0x40 /* Reset altbank mask*/ #define CONFIG_SYS_PIXIS_VBOOT_MASK 0x40 /* Reset altbank mask*/
/* Compact flash shares a BAT with PIXIS; make sure they're contiguous */ /* Compact flash shares a BAT with PIXIS; make sure they're contiguous */
#define CF_BASE (PIXIS_BASE + 0x00100000) #define CF_BASE (PIXIS_BASE + PIXIS_SIZE)
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */ #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
#define CONFIG_SYS_MAX_FLASH_SECT 128 /* sectors per device */ #define CONFIG_SYS_MAX_FLASH_SECT 128 /* sectors per device */
@ -287,7 +294,7 @@ extern unsigned long get_board_sys_clk(unsigned long dummy);
/* /*
* RapidIO MMU * RapidIO MMU
*/ */
#define CONFIG_SYS_RIO_MEM_BASE 0xc0000000 /* base address */ #define CONFIG_SYS_RIO_MEM_BASE 0x80000000 /* base address */
#define CONFIG_SYS_RIO_MEM_PHYS CONFIG_SYS_RIO_MEM_BASE #define CONFIG_SYS_RIO_MEM_PHYS CONFIG_SYS_RIO_MEM_BASE
#define CONFIG_SYS_RIO_MEM_SIZE 0x20000000 /* 128M */ #define CONFIG_SYS_RIO_MEM_SIZE 0x20000000 /* 128M */
@ -299,8 +306,8 @@ extern unsigned long get_board_sys_clk(unsigned long dummy);
#define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE #define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE
#define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000 /* 512M */ #define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000 /* 512M */
#define CONFIG_SYS_PCI1_IO_BASE 0x00000000 #define CONFIG_SYS_PCI1_IO_BASE 0x00000000
#define CONFIG_SYS_PCI1_IO_PHYS 0xe2000000 #define CONFIG_SYS_PCI1_IO_PHYS 0xffc00000
#define CONFIG_SYS_PCI1_IO_SIZE 0x00100000 /* 1M */ #define CONFIG_SYS_PCI1_IO_SIZE 0x00010000 /* 64K */
/* For RTL8139 */ /* For RTL8139 */
#define KSEG1ADDR(x) ({u32 _x=le32_to_cpu(*(u32 *)(x)); (&_x);}) #define KSEG1ADDR(x) ({u32 _x=le32_to_cpu(*(u32 *)(x)); (&_x);})
@ -313,7 +320,7 @@ extern unsigned long get_board_sys_clk(unsigned long dummy);
#define CONFIG_SYS_PCI2_IO_BASE 0x00000000 #define CONFIG_SYS_PCI2_IO_BASE 0x00000000
#define CONFIG_SYS_PCI2_IO_PHYS (CONFIG_SYS_PCI1_IO_PHYS \ #define CONFIG_SYS_PCI2_IO_PHYS (CONFIG_SYS_PCI1_IO_PHYS \
+ CONFIG_SYS_PCI1_IO_SIZE) + CONFIG_SYS_PCI1_IO_SIZE)
#define CONFIG_SYS_PCI2_IO_SIZE 0x00100000 /* 1M */ #define CONFIG_SYS_PCI2_IO_SIZE CONFIG_SYS_PCI1_IO_SIZE
#if defined(CONFIG_PCI) #if defined(CONFIG_PCI)
@ -413,8 +420,7 @@ extern unsigned long get_board_sys_clk(unsigned long dummy);
#endif /* CONFIG_TSEC_ENET */ #endif /* CONFIG_TSEC_ENET */
/* /*
* BAT0 2G Cacheable, non-guarded * BAT0 DDR
* 0x0000_0000 2G DDR
*/ */
#define CONFIG_SYS_DBAT0L (BATL_PP_RW | BATL_MEMCOHERENCE) #define CONFIG_SYS_DBAT0L (BATL_PP_RW | BATL_MEMCOHERENCE)
#define CONFIG_SYS_DBAT0U (BATU_BL_2G | BATU_VS | BATU_VP) #define CONFIG_SYS_DBAT0U (BATU_BL_2G | BATU_VS | BATU_VP)
@ -422,22 +428,20 @@ extern unsigned long get_board_sys_clk(unsigned long dummy);
#define CONFIG_SYS_IBAT0U CONFIG_SYS_DBAT0U #define CONFIG_SYS_IBAT0U CONFIG_SYS_DBAT0U
/* /*
* BAT1 unused * BAT1 LBC (PIXIS/CF)
*/ */
#define CONFIG_SYS_DBAT1L 0 #define CONFIG_SYS_DBAT1L (CONFIG_SYS_LBC_BASE | BATL_PP_RW \
#define CONFIG_SYS_DBAT1U 0 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
#define CONFIG_SYS_IBAT1L 0 #define CONFIG_SYS_DBAT1U (CONFIG_SYS_LBC_BASE | BATU_BL_128K \
#define CONFIG_SYS_IBAT1U 0 | BATU_VS | BATU_VP)
#define CONFIG_SYS_IBAT1L (CONFIG_SYS_LBC_BASE | BATL_PP_RW \
| BATL_MEMCOHERENCE)
#define CONFIG_SYS_IBAT1U CONFIG_SYS_DBAT1U
/* if CONFIG_PCI: /* if CONFIG_PCI:
* BAT2 1G Cache-inhibited, guarded * BAT2 PCI1 and PCI1 MEM
* 0x8000_0000 512M PCI-Express 1 Memory
* 0xa000_0000 512M PCI-Express 2 Memory
* Changed it for operating from 0xd0000000
*
* if CONFIG_RIO * if CONFIG_RIO
* BAT2 512M Cache-inhibited, guarded * BAT2 Rapidio Memory
* 0xc000_0000 512M RapidIO Memory
*/ */
#ifdef CONFIG_PCI #ifdef CONFIG_PCI
#define CONFIG_SYS_DBAT2L (CONFIG_SYS_PCI1_MEM_PHYS | BATL_PP_RW \ #define CONFIG_SYS_DBAT2L (CONFIG_SYS_PCI1_MEM_PHYS | BATL_PP_RW \
@ -456,30 +460,27 @@ extern unsigned long get_board_sys_clk(unsigned long dummy);
#endif #endif
/* /*
* BAT3 4M Cache-inhibited, guarded * BAT3 CCSR Space
* 0xf800_0000 4M CCSR
*/ */
#define CONFIG_SYS_DBAT3L ( CONFIG_SYS_CCSRBAR | BATL_PP_RW \ #define CONFIG_SYS_DBAT3L ( CONFIG_SYS_CCSRBAR | BATL_PP_RW \
| BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
#define CONFIG_SYS_DBAT3U (CONFIG_SYS_CCSRBAR | BATU_BL_4M | BATU_VS | BATU_VP) #define CONFIG_SYS_DBAT3U (CONFIG_SYS_CCSRBAR | BATU_BL_1M | BATU_VS \
| BATU_VP)
#define CONFIG_SYS_IBAT3L (CONFIG_SYS_CCSRBAR | BATL_PP_RW | BATL_CACHEINHIBIT) #define CONFIG_SYS_IBAT3L (CONFIG_SYS_CCSRBAR | BATL_PP_RW | BATL_CACHEINHIBIT)
#define CONFIG_SYS_IBAT3U CONFIG_SYS_DBAT3U #define CONFIG_SYS_IBAT3U CONFIG_SYS_DBAT3U
/* /*
* BAT4 32M Cache-inhibited, guarded * BAT4 PCI1_IO and PCI2_IO
* 0xe200_0000 16M PCI-Express 1 I/O
* 0xe300_0000 16M PCI-Express 2 I/0
* Note that this is at 0xe0000000
*/ */
#define CONFIG_SYS_DBAT4L ( CONFIG_SYS_PCI1_IO_PHYS | BATL_PP_RW \ #define CONFIG_SYS_DBAT4L ( CONFIG_SYS_PCI1_IO_PHYS | BATL_PP_RW \
| BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
#define CONFIG_SYS_DBAT4U (CONFIG_SYS_PCI1_IO_PHYS | BATU_BL_32M | BATU_VS | BATU_VP) #define CONFIG_SYS_DBAT4U (CONFIG_SYS_PCI1_IO_PHYS | BATU_BL_128K \
| BATU_VS | BATU_VP)
#define CONFIG_SYS_IBAT4L (CONFIG_SYS_PCI1_IO_PHYS | BATL_PP_RW | BATL_CACHEINHIBIT) #define CONFIG_SYS_IBAT4L (CONFIG_SYS_PCI1_IO_PHYS | BATL_PP_RW | BATL_CACHEINHIBIT)
#define CONFIG_SYS_IBAT4U CONFIG_SYS_DBAT4U #define CONFIG_SYS_IBAT4U CONFIG_SYS_DBAT4U
/* /*
* BAT5 128K Cacheable, non-guarded * BAT5 Init RAM for stack in the CPU DCache (no backing memory)
* 0xe401_0000 128K Init RAM for stack in the CPU DCache (no backing memory)
*/ */
#define CONFIG_SYS_DBAT5L (CONFIG_SYS_INIT_RAM_ADDR | BATL_PP_RW | BATL_MEMCOHERENCE) #define CONFIG_SYS_DBAT5L (CONFIG_SYS_INIT_RAM_ADDR | BATL_PP_RW | BATL_MEMCOHERENCE)
#define CONFIG_SYS_DBAT5U (CONFIG_SYS_INIT_RAM_ADDR | BATU_BL_128K | BATU_VS | BATU_VP) #define CONFIG_SYS_DBAT5U (CONFIG_SYS_INIT_RAM_ADDR | BATU_BL_128K | BATU_VS | BATU_VP)
@ -487,8 +488,7 @@ extern unsigned long get_board_sys_clk(unsigned long dummy);
#define CONFIG_SYS_IBAT5U CONFIG_SYS_DBAT5U #define CONFIG_SYS_IBAT5U CONFIG_SYS_DBAT5U
/* /*
* BAT6 8M Cache-inhibited, guarded * BAT6 FLASH
* 0xff80_0000 8M FLASH
*/ */
#define CONFIG_SYS_DBAT6L (CONFIG_SYS_FLASH_BASE | BATL_PP_RW \ #define CONFIG_SYS_DBAT6L (CONFIG_SYS_FLASH_BASE | BATL_PP_RW \
| BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
@ -506,7 +506,9 @@ extern unsigned long get_board_sys_clk(unsigned long dummy);
| BATL_MEMCOHERENCE) | BATL_MEMCOHERENCE)
#define CONFIG_SYS_IBAT6U_EARLY CONFIG_SYS_DBAT6U_EARLY #define CONFIG_SYS_IBAT6U_EARLY CONFIG_SYS_DBAT6U_EARLY
/* Leave BAT7 free here - it is used for various things later */ /*
* BAT7 FREE - used later for tmp mappings
*/
#define CONFIG_SYS_DBAT7L 0x00000000 #define CONFIG_SYS_DBAT7L 0x00000000
#define CONFIG_SYS_DBAT7U 0x00000000 #define CONFIG_SYS_DBAT7U 0x00000000
#define CONFIG_SYS_IBAT7L 0x00000000 #define CONFIG_SYS_IBAT7L 0x00000000

Write Preview
Loading…
Cancel
Save