Whitebox
/
u-boot
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

armv8/lsch3/config: Define CONFIG_SYS_CACHELINE_SIZE for LS2085A

Browse Source 
Define CONFIG_SYS_CACHELINE_SIZE for LS2085A which is required by
USB XHCI stack for alignment

Signed-off-by: Nikhil Badola <nikhil.badola@freescale.com>
Reviewed-by: York Sun <yorksun@freescale.com>
master
Nikhil Badola 10 years ago committed by York Sun
parent 56848428a8
commit ca7fb12cc1
1 changed files with 1 additions and 0 deletions
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Show Stats Download Patch File Download Diff File
  1. 1
      arch/arm/include/asm/arch-fsl-lsch3/config.h

1
arch/arm/include/asm/arch-fsl-lsch3/config.h
Unescape View File

@ -10,6 +10,7 @@
#include <fsl_ddrc_version.h>
#define CONFIG_SYS_PAGE_SIZE 0x10000
#define CONFIG_SYS_CACHELINE_SIZE 64
#ifndef L1_CACHE_BYTES
#define L1_CACHE_SHIFT 6

Write Preview
Loading…
Cancel
Save