Whitebox
/
u-boot
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

clk: renesas: Add PLL1 and PLL3 dividers

Browse Source 
Add and use the PLL1 and PLL3 dividers.

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>
Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
lime2-spi
Marek Vasut 7 years ago
parent 8376e0e6f7
commit f0f1de75c9
1 changed files with 8 additions and 4 deletions
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Show Stats Download Patch File Download Diff File
  1. 12
      drivers/clk/renesas/clk-rcar-gen3.c

12
drivers/clk/renesas/clk-rcar-gen3.c
Unescape View File

@ -200,9 +200,11 @@ static u64 gen3_clk_get_rate64(struct clk *clk)
case CLK_TYPE_GEN3_PLL1: case CLK_TYPE_GEN3_PLL1:
rate = gen3_clk_get_rate64(&parent) * pll_config->pll1_mult; rate = gen3_clk_get_rate64(&parent) * pll_config->pll1_mult;
debug("%s[%i] PLL1 clk: parent=%i mul=%i => rate=%llu\n", rate /= pll_config->pll1_div;
debug("%s[%i] PLL1 clk: parent=%i mul=%i div=%i => rate=%llu\n",
__func__, __LINE__, __func__, __LINE__,
core->parent, pll_config->pll1_mult, rate); core->parent, pll_config->pll1_mult,
pll_config->pll1_div, rate);
return rate; return rate;
case CLK_TYPE_GEN3_PLL2: case CLK_TYPE_GEN3_PLL2:
@ -215,9 +217,11 @@ static u64 gen3_clk_get_rate64(struct clk *clk)
case CLK_TYPE_GEN3_PLL3: case CLK_TYPE_GEN3_PLL3:
rate = gen3_clk_get_rate64(&parent) * pll_config->pll3_mult; rate = gen3_clk_get_rate64(&parent) * pll_config->pll3_mult;
debug("%s[%i] PLL3 clk: parent=%i mul=%i => rate=%llu\n", rate /= pll_config->pll3_div;
debug("%s[%i] PLL3 clk: parent=%i mul=%i div=%i => rate=%llu\n",
__func__, __LINE__, __func__, __LINE__,
core->parent, pll_config->pll3_mult, rate); core->parent, pll_config->pll3_mult,
pll_config->pll3_div, rate);
return rate; return rate;
case CLK_TYPE_GEN3_PLL4: case CLK_TYPE_GEN3_PLL4:

Write Preview
Loading…
Cancel
Save