41a0e8b304
Cleanup compiler warnings.
18 years ago
67256678f0
Copy Global Data Pointer to r29 for DECLARE_GLOBAL_DATA_PTR
18 years ago
91a414c7d1
Fix caslat calculation
...
Signed-off-by: John Traill <john.traill@freescale.com>
19 years ago
709d3073e7
Convert to mac-address in ethernet nodes.
19 years ago
239db37c94
Move get_board_sys_clk to board directory
19 years ago
492900b985
Fix 8641HPCN pollution
19 years ago
fa7db9c377
Enable PCIE1 for MPC8641HPCN board
...
Signed-off-by: Jason Jin <Jason.jin@freescale.com>
19 years ago
0e4c2a17ca
Do not enable address translation on secondary CPUs.
...
Do not set up BATs on secondary CPUs. Let Linux do the nasty.
Signed-off-by: Jon Loeliger <jdl@freescale.com>
19 years ago
8ecc971618
Fix a get_board_sys_clk() use-before-def warning.
...
Signed-off-by: Jon Loeliger <jdl@jdl.com>
19 years ago
c934f655f9
Review cleanups.
...
Signed-off-by: Jon Loeliger <jdl@freescale.com>
19 years ago
cb5965fb95
White space cleanup.
...
Some 80-column cleanups.
Convert printf() to puts() where possible.
Use #include "spd_sdram.h" as needed.
Enhanced reset command usage message a bit.
Signed-off-by: Jon Loeliger <jdl@freescale.com>
19 years ago
4d3d729c16
Moved mpc8641hpcn_board_reset() out of cpu/ into board/.
...
Signed-off-by: Jon Loeliger <jdl@freescale.com>
19 years ago
b2a941de06
Remove dead debug code.
...
Signed-off-by: Jon Loeliger <jdl@jdl.com>
19 years ago
126aa70f10
Move mpc86xx PIXIS code to board directory
...
First cut at moving the PIXIS platform code out of
the 86xx cpu directory and into board/mpc8641hpcn
where it belongs.
Signed-off-by: Jon Loeliger <jdl@freescale.com>
19 years ago
38cee12dcf
Improve "reset" command's interaction with watchdog.
...
"reset altbank" will reset another bank WITHOUT watch dog timer enabled
"reset altbank wd" will reset another bank WITH watch dog enabled
"diswd" will disable watch dog after u-boot boots up successfully
Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com>
19 years ago
70205e5a6d
Fix two SDRAM setup bugs.
...
Fix ECC setup bug.
Enable 1T/2T based on number of DIMMs present.
Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com>
19 years ago
14e37081ff
Change arbitration to round-robin for SMP linux.
19 years ago
9a655876e5
Enable dual DDR controllers and interleaving.
19 years ago
cccce5d058
Remove L2 Cache invalidate polling.
19 years ago
6cfea33477
Remove unneeded INIT_RAM_LOCK cache twiddling.
...
Correctly tracks r29 as global data pointer now.
Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com>
19 years ago
5c9efb36a6
Cleanup whitespaces and style issues.
...
Removed //-style comments.
Use 80-column lines.
Remove trailing whitespace.
Remove dead code and debug cruft.
19 years ago
debb7354d1
Initial support for MPC8641 HPCN board.
19 years ago
8419c01304
MPC5200: enable snooping of DMA transactions on XLB even if no PCI
...
is configured; othrwise DMA accesses aren't cache coherent which
causes for example USB to fail.
19 years ago
cf48eb9abd
Some code cleanup
19 years ago
db28ddb4da
Fix CONFIG_SKIP_LOWLEVEL_INIT dependency in cpu/arm920t/start.S
...
Patch by Peter Menzebach, 13 Oct 2005 [DNX#2006040142000473]
19 years ago
d87080b721
GCC-4.x fixes: clean up global data pointer initialization for all boards.
19 years ago
62534beb2f
Updates to common PPC4xx onboard (DDR)SDRAM init code (405 and 440)
...
405 SDRAM: - The SDRAM parameters can now be defined in the board
config file and the 405 SDRAM controller values will
be calculated upon bootup (see PPChameleonEVB).
When those settings are not defined in the board
config file, the register setup will be as it is now,
so this implementation should not break any current
design using this code.
Thanks to Andrea Marson from DAVE for this patch.
440 DDR: - Added function sdram_tr1_set to auto calculate the
TR1 value for the DDR.
- Added ECC support (see p3p440).
Patch by Stefan Roese, 17 Mar 2006
19 years ago
b66a938342
Set SDelay register in the DDR controller for the MPC5200B chip.
19 years ago
40b0bafbb2
Added config options CFG_MONAHANS_RUN_MODE_OSC_RATIO and
...
CFG_MONAHANS_TURBO_RUN_MODE_RATIO for configuring the Monahans core
frequency.
19 years ago
ba70d6a417
delta board: DA9030 initialization and i2c support. Some minor changes to
...
make the pxa i2c driver work with the monahans cpu.
19 years ago
7b4fd36b03
Add support for MPC859/866 Rev. A.0
19 years ago
dc9e499c62
Support for DDR with 32-data path. Addotional notes on injecting
...
multiple-bit errors.
19 years ago
4c8d1ecce2
Add support for ECC DDR initialization on MPC83xx.
19 years ago
61f25155ac
Add DMA support for MPC83xx.
19 years ago
6d8ae5abb5
Add sync in do_reset() routine for MPC83xx after RPR register
...
was written to. It is need on some targets when BAT translation
is enabled.
19 years ago
cd94ba397e
Add Dcbz(), Dcbi() and Dcbf() routines for MPC83xx.
19 years ago
a7c66ad2e5
Correct shift offsets in icache_status and dcache_status for MPC83xx.
19 years ago
ff7fefe679
Apply SoC concept to arm926ejs CPUs, i.e. move the SoC specific timer and
...
cpu_reset code from cpu/$(CPU) into the new cpu/$(CPU)/$(SOC) directories
Patch by Andreas Engel, 13 Mar 2006
19 years ago
f3fecfe6d7
Fix problem with updated PCI code in cpu/ppc4xx/405gp_pci.c
...
Patch by Stefan Roese, 13 Mar 2006
19 years ago
9a7b408c11
cpu/ppc4xx/start.S : exceptions are enabled after relocation
...
Patch by Cedric Vincent, 6 June 2005
19 years ago
9551530615
au1x00_eth.c: check malloc return value and abort if it failed
...
Patch by Andrew Dyer, 26 Jul 2005
19 years ago
b38dbd4622
Fix bug in [id]cache_status commands for MPC85xx processors;
...
should look at LSB of L1CSRn registers to determine if L1 cache is
enabled, not the MSB.
Patch by Murray Jensen, 19 Jul 2005
19 years ago
23466d6a33
Fix PCIDF calculation in cpu/mpc8260/speed.c for MPC8280EC
...
Patch by KokHow Teh, 16 Jun 2005
19 years ago
8e7b703a62
Coding Style cleanup
19 years ago
6cb142fa3b
Add missing Blackfin files.
19 years ago
d2ed2f661b
More GCC 4.x woes
19 years ago
d52fb7e3d1
Some code cleanup for GCC 4.x
19 years ago
0be248fa9a
Cleanup (get rid of debug code that sneaked in)
19 years ago
43638c674a
Cleanup of NAND support of delta board using the Monahans Data Flash
...
Controller.
19 years ago
bf7cac033b
Lots of new stuff:
...
* Debug message can be turned on and off.
* Waiting for events now times out.
* Implemented RESET command.
* Added appropriate nand_bbt_descriptor and nand_oobinfo.
Remaining Problems:
* Read Status still behaves weird an returns invalid stuff sometimes.
* ECC Placement does not respect our scheme in nand_oobinfo.
19 years ago
Jon Loeliger
Haiying Wang
John Traill
Jin Zhengxiong-R64188
Jon Loeliger
Wolfgang Denk
Wolfgang Denk
Stefan Roese
Rafal Jaworowski
Markus Klotzbuecher
Wolfgang Denk
Marian Balakowicz
Markus Klotzbücher