upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
33 lines
927 B
33 lines
927 B
* Microchip PIC32 Clock and Oscillator
|
|
|
|
Microchip PIC32 clock tree consists of few oscillators, PLLs,
|
|
multiplexers and few divider modules capable of supplying clocks
|
|
to various controllers within SoC and also to off-chip.
|
|
|
|
PIC32 clock controller output is defined by indices as defined
|
|
in [0]
|
|
|
|
[0] include/dt-bindings/clock/microchip,clock.h
|
|
|
|
Required Properties:
|
|
- compatible: should be "microchip,pic32mzda_clk"
|
|
- reg: physical base address of the controller and length of memory mapped
|
|
region.
|
|
- #clock-cells: should be 1.
|
|
|
|
Example: Clock controller node:
|
|
|
|
clock: clk@1f801200 {
|
|
compatible = "microchip,pic32mzda-clk";
|
|
reg = <0x1f801200 0x1000>;
|
|
};
|
|
|
|
Example: UART controller node that consumes the clock generated by the clock
|
|
controller:
|
|
|
|
uart1: serial@1f822000 {
|
|
compatible = "microchip,pic32mzda-uart";
|
|
reg = <0xbf822000 0x50>;
|
|
interrupts = <112 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&clock PB2CLK>;
|
|
};
|
|
|