|
|
@ -632,6 +632,34 @@ |
|
|
|
status = "disabled"; |
|
|
|
status = "disabled"; |
|
|
|
}; |
|
|
|
}; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
rstc@f8048000 { |
|
|
|
|
|
|
|
compatible = "atmel,sama5d3-rstc"; |
|
|
|
|
|
|
|
reg = <0xf8048000 0x10>; |
|
|
|
|
|
|
|
clocks = <&clk32k>; |
|
|
|
|
|
|
|
}; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
shdwc@f8048010 { |
|
|
|
|
|
|
|
compatible = "atmel,sama5d2-shdwc"; |
|
|
|
|
|
|
|
reg = <0xf8048010 0x10>; |
|
|
|
|
|
|
|
clocks = <&clk32k>; |
|
|
|
|
|
|
|
#address-cells = <1>; |
|
|
|
|
|
|
|
#size-cells = <0>; |
|
|
|
|
|
|
|
atmel,wakeup-rtc-timer; |
|
|
|
|
|
|
|
}; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
pit: timer@f8048030 { |
|
|
|
|
|
|
|
compatible = "atmel,at91sam9260-pit"; |
|
|
|
|
|
|
|
reg = <0xf8048030 0x10>; |
|
|
|
|
|
|
|
clocks = <&h32ck>; |
|
|
|
|
|
|
|
}; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
watchdog@f8048040 { |
|
|
|
|
|
|
|
compatible = "atmel,sama5d4-wdt"; |
|
|
|
|
|
|
|
reg = <0xf8048040 0x10>; |
|
|
|
|
|
|
|
clocks = <&clk32k>; |
|
|
|
|
|
|
|
status = "disabled"; |
|
|
|
|
|
|
|
}; |
|
|
|
|
|
|
|
|
|
|
|
sckc@f8048050 { |
|
|
|
sckc@f8048050 { |
|
|
|
compatible = "atmel,at91sam9x5-sckc"; |
|
|
|
compatible = "atmel,at91sam9x5-sckc"; |
|
|
|
reg = <0xf8048050 0x4>; |
|
|
|
reg = <0xf8048050 0x4>; |
|
|
|