|
|
|
|
/*
|
powerpc/mpc85xx:Add BSC9131/BSC9130/BSC9231 Processor Support
- BSC9131 is integrated device that targets Femto base station market.
It combines Power Architecture e500v2 and DSP StarCore SC3850 core
technologies with MAPLE-B2F baseband acceleration processing elements.
- BSC9130 is exactly same as BSC9131 except that the max e500v2
core and DSP core frequencies are 800M(these are 1G in case of 9131).
- BSC9231 is similar to BSC9131 except no MAPLE
The BSC9131 SoC includes the following function and features:
. Power Architecture subsystem including a e500 processor with 256-Kbyte shared
L2 cache
. StarCore SC3850 DSP subsystem with a 512-Kbyte private L2 cache
. The Multi Accelerator Platform Engine for Femto BaseStation Baseband
Processing (MAPLE-B2F)
. A multi-standard baseband algorithm accelerator for Channel Decoding/Encoding,
Fourier Transforms, UMTS chip rate processing, LTE UP/DL Channel processing,
and CRC algorithms
. Consists of accelerators for Convolution, Filtering, Turbo Encoding,
Turbo Decoding, Viterbi decoding, Chiprate processing, and Matrix Inversion
operations
. DDR3/3L memory interface with 32-bit data width without ECC and 16-bit with
ECC, up to 400-MHz clock/800 MHz data rate
. Dedicated security engine featuring trusted boot
. DMA controller
. OCNDMA with four bidirectional channels
. Interfaces
. Two triple-speed Gigabit Ethernet controllers featuring network acceleration
including IEEE 1588. v2 hardware support and virtualization (eTSEC)
. eTSEC 1 supports RGMII/RMII
. eTSEC 2 supports RGMII
. High-speed USB 2.0 host and device controller with ULPI interface
. Enhanced secure digital (SD/MMC) host controller (eSDHC)
. Antenna interface controller (AIC), supporting three industry standard
JESD207/three custom ADI RF interfaces (two dual port and one single port)
and three MAXIM's MaxPHY serial interfaces
. ADI lanes support both full duplex FDD support and half duplex TDD support
. Universal Subscriber Identity Module (USIM) interface that facilitates
communication to SIM cards or Eurochip pre-paid phone cards
. TDM with one TDM port
. Two DUART, four eSPI, and two I2C controllers
. Integrated Flash memory controller (IFC)
. TDM with 256 channels
. GPIO
. Sixteen 32-bit timers
The DSP portion of the SoC consists of DSP core (SC3850) and various
accelerators pertaining to DSP operations.
This patch takes care of code pertaining to power side functionality only.
Signed-off-by: Ramneek Mehresh <ramneek.mehresh@freescale.com>
Signed-off-by: Priyanka Jain <Priyanka.Jain@freescale.com>
Signed-off-by: Akhil Goyal <Akhil.Goyal@freescale.com>
Signed-off-by: Poonam Aggrwal <poonam.aggrwal@freescale.com>
Signed-off-by: Rajan Srivastava <rajan.srivastava@freescale.com>
Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
13 years ago
|
|
|
* Copyright 2011-2012 Freescale Semiconductor, Inc.
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
|
* modify it under the terms of the GNU General Public License as
|
|
|
|
|
* published by the Free Software Foundation; either version 2 of
|
|
|
|
|
* the License, or (at your option) any later version.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
|
|
|
* MA 02111-1307 USA
|
|
|
|
|
*
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef _ASM_MPC85xx_CONFIG_H_
|
|
|
|
|
#define _ASM_MPC85xx_CONFIG_H_
|
|
|
|
|
|
|
|
|
|
/* SoC specific defines for Freescale MPC85xx (PQ3) and QorIQ processors */
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_SYS_CCSRBAR_DEFAULT
|
|
|
|
|
#error "Do not define CONFIG_SYS_CCSRBAR_DEFAULT in the board header file."
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* This macro should be removed when we no longer care about backwards
|
|
|
|
|
* compatibility with older operating systems.
|
|
|
|
|
*/
|
|
|
|
|
#define CONFIG_PPC_SPINTABLE_COMPATIBLE
|
|
|
|
|
|
|
|
|
|
#define FSL_DDR_VER_4_7 47
|
|
|
|
|
|
|
|
|
|
/* Number of TLB CAM entries we have on FSL Book-E chips */
|
|
|
|
|
#if defined(CONFIG_E500MC)
|
|
|
|
|
#define CONFIG_SYS_NUM_TLBCAMS 64
|
|
|
|
|
#elif defined(CONFIG_E500)
|
|
|
|
|
#define CONFIG_SYS_NUM_TLBCAMS 16
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_MPC8536)
|
|
|
|
|
#define CONFIG_MAX_CPUS 1
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 12
|
|
|
|
|
#define CONFIG_SYS_PPC_E500_DEBUG_TLB 1
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 2
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_MPC8540)
|
|
|
|
|
#define CONFIG_MAX_CPUS 1
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 8
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_MPC8541)
|
|
|
|
|
#define CONFIG_MAX_CPUS 1
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 8
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 2
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_MPC8544)
|
|
|
|
|
#define CONFIG_MAX_CPUS 1
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 10
|
|
|
|
|
#define CONFIG_SYS_PPC_E500_DEBUG_TLB 0
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 2
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_MPC8548)
|
|
|
|
|
#define CONFIG_MAX_CPUS 1
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 10
|
|
|
|
|
#define CONFIG_SYS_PPC_E500_DEBUG_TLB 0
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 2
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_NMG_DDR120
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_NMG_LBC103
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_NMG_ETSEC129
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 1
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5
|
|
|
|
|
#define CONFIG_SYS_FSL_RMU
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MSG_UNIT_NUM 2
|
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_MPC8555)
|
|
|
|
|
#define CONFIG_MAX_CPUS 1
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 8
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 2
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_MPC8560)
|
|
|
|
|
#define CONFIG_MAX_CPUS 1
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 8
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_MPC8568)
|
|
|
|
|
#define CONFIG_MAX_CPUS 1
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 10
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 2
|
|
|
|
|
#define QE_MURAM_SIZE 0x10000UL
|
|
|
|
|
#define MAX_QE_RISC 2
|
|
|
|
|
#define QE_NUM_OF_SNUM 28
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 1
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5
|
|
|
|
|
#define CONFIG_SYS_FSL_RMU
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MSG_UNIT_NUM 2
|
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_MPC8569)
|
|
|
|
|
#define CONFIG_MAX_CPUS 1
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 10
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 2
|
|
|
|
|
#define QE_MURAM_SIZE 0x20000UL
|
|
|
|
|
#define MAX_QE_RISC 4
|
|
|
|
|
#define QE_NUM_OF_SNUM 46
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 1
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5
|
|
|
|
|
#define CONFIG_SYS_FSL_RMU
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MSG_UNIT_NUM 2
|
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_MPC8572)
|
|
|
|
|
#define CONFIG_MAX_CPUS 2
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 12
|
|
|
|
|
#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 2
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_115
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR111_DDR134
|
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_P1010)
|
|
|
|
|
#define CONFIG_MAX_CPUS 1
|
|
|
|
|
#define CONFIG_FSL_SDHC_V2_3
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 12
|
|
|
|
|
#define CONFIG_SYS_PPC_E500_DEBUG_TLB 3
|
|
|
|
|
#define CONFIG_TSECV2
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 4
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
|
|
|
#define CONFIG_NUM_DDR_CONTROLLERS 1
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
|
|
|
|
|
#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_IFC_A002769
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_P1010_A003549
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_IFC_A003399
|
|
|
|
|
|
|
|
|
|
/* P1011 is single core version of P1020 */
|
|
|
|
|
#elif defined(CONFIG_P1011)
|
|
|
|
|
#define CONFIG_MAX_CPUS 1
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 12
|
|
|
|
|
#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
|
|
|
|
|
#define CONFIG_TSECV2
|
|
|
|
|
#define CONFIG_FSL_PCIE_DISABLE_ASPM
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 2
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
|
|
|
|
|
|
|
|
/* P1012 is single core version of P1021 */
|
|
|
|
|
#elif defined(CONFIG_P1012)
|
|
|
|
|
#define CONFIG_MAX_CPUS 1
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 12
|
|
|
|
|
#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
|
|
|
|
|
#define CONFIG_TSECV2
|
|
|
|
|
#define CONFIG_FSL_PCIE_DISABLE_ASPM
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 2
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
|
|
|
#define QE_MURAM_SIZE 0x6000UL
|
|
|
|
|
#define MAX_QE_RISC 1
|
|
|
|
|
#define QE_NUM_OF_SNUM 28
|
|
|
|
|
|
|
|
|
|
/* P1013 is single core version of P1022 */
|
|
|
|
|
#elif defined(CONFIG_P1013)
|
|
|
|
|
#define CONFIG_MAX_CPUS 1
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 12
|
|
|
|
|
#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
|
|
|
|
|
#define CONFIG_TSECV2
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 2
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
|
|
|
#define CONFIG_FSL_SATA_ERRATUM_A001
|
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_P1014)
|
|
|
|
|
#define CONFIG_MAX_CPUS 1
|
|
|
|
|
#define CONFIG_FSL_SDHC_V2_3
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 12
|
|
|
|
|
#define CONFIG_SYS_PPC_E500_DEBUG_TLB 3
|
|
|
|
|
#define CONFIG_TSECV2
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 4
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
|
|
|
#define CONFIG_NUM_DDR_CONTROLLERS 1
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
|
|
#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_IFC_A002769
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_P1010_A003549
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_IFC_A003399
|
|
|
|
|
|
|
|
|
|
/* P1017 is single core version of P1023 */
|
|
|
|
|
#elif defined(CONFIG_P1017)
|
|
|
|
|
#define CONFIG_MAX_CPUS 1
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 12
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 4
|
|
|
|
|
#define CONFIG_SYS_NUM_FMAN 1
|
|
|
|
|
#define CONFIG_SYS_NUM_FM1_DTSEC 2
|
|
|
|
|
#define CONFIG_NUM_DDR_CONTROLLERS 1
|
|
|
|
|
#define CONFIG_SYS_QMAN_NUM_PORTALS 3
|
|
|
|
|
#define CONFIG_SYS_BMAN_NUM_PORTALS 3
|
|
|
|
|
#define CONFIG_SYS_FM_MURAM_SIZE 0x10000
|
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff600000
|
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_P1020)
|
|
|
|
|
#define CONFIG_MAX_CPUS 2
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 12
|
|
|
|
|
#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
|
|
|
|
|
#define CONFIG_TSECV2
|
|
|
|
|
#define CONFIG_FSL_PCIE_DISABLE_ASPM
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 2
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_P1021)
|
|
|
|
|
#define CONFIG_MAX_CPUS 2
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 12
|
|
|
|
|
#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
|
|
|
|
|
#define CONFIG_TSECV2
|
|
|
|
|
#define CONFIG_FSL_PCIE_DISABLE_ASPM
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 2
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
|
|
|
#define QE_MURAM_SIZE 0x6000UL
|
|
|
|
|
#define MAX_QE_RISC 1
|
|
|
|
|
#define QE_NUM_OF_SNUM 28
|
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_P1022)
|
|
|
|
|
#define CONFIG_MAX_CPUS 2
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 12
|
|
|
|
|
#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
|
|
|
|
|
#define CONFIG_TSECV2
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 2
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
|
|
|
#define CONFIG_FSL_SATA_ERRATUM_A001
|
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_P1023)
|
|
|
|
|
#define CONFIG_MAX_CPUS 2
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 12
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 4
|
|
|
|
|
#define CONFIG_SYS_NUM_FMAN 1
|
|
|
|
|
#define CONFIG_SYS_NUM_FM1_DTSEC 2
|
|
|
|
|
#define CONFIG_NUM_DDR_CONTROLLERS 1
|
|
|
|
|
#define CONFIG_SYS_QMAN_NUM_PORTALS 3
|
|
|
|
|
#define CONFIG_SYS_BMAN_NUM_PORTALS 3
|
|
|
|
|
#define CONFIG_SYS_FM_MURAM_SIZE 0x10000
|
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff600000
|
|
|
|
|
|
|
|
|
|
/* P1024 is lower end variant of P1020 */
|
|
|
|
|
#elif defined(CONFIG_P1024)
|
|
|
|
|
#define CONFIG_MAX_CPUS 2
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 12
|
|
|
|
|
#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
|
|
|
|
|
#define CONFIG_TSECV2
|
|
|
|
|
#define CONFIG_FSL_PCIE_DISABLE_ASPM
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 2
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
|
|
|
|
|
|
|
|
/* P1025 is lower end variant of P1021 */
|
|
|
|
|
#elif defined(CONFIG_P1025)
|
|
|
|
|
#define CONFIG_MAX_CPUS 2
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 12
|
|
|
|
|
#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
|
|
|
|
|
#define CONFIG_TSECV2
|
|
|
|
|
#define CONFIG_FSL_PCIE_DISABLE_ASPM
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 2
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
|
|
|
#define QE_MURAM_SIZE 0x6000UL
|
|
|
|
|
#define MAX_QE_RISC 1
|
|
|
|
|
#define QE_NUM_OF_SNUM 28
|
|
|
|
|
|
|
|
|
|
/* P2010 is single core version of P2020 */
|
|
|
|
|
#elif defined(CONFIG_P2010)
|
|
|
|
|
#define CONFIG_MAX_CPUS 1
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 12
|
|
|
|
|
#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 2
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC_A001
|
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_P2020)
|
|
|
|
|
#define CONFIG_MAX_CPUS 2
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 12
|
|
|
|
|
#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 2
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC_A001
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5
|
|
|
|
|
#define CONFIG_SYS_FSL_RMU
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MSG_UNIT_NUM 2
|
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_PPC_P2041) /* also supports P2040 */
|
|
|
|
|
#define CONFIG_SYS_FSL_QORIQ_CHASSIS1
|
|
|
|
|
#define CONFIG_MAX_CPUS 4
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_CC_PLLS 2
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 32
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 4
|
|
|
|
|
#define CONFIG_SYS_NUM_FMAN 1
|
|
|
|
|
#define CONFIG_SYS_NUM_FM1_DTSEC 5
|
|
|
|
|
#define CONFIG_SYS_NUM_FM1_10GEC 1
|
|
|
|
|
#define CONFIG_NUM_DDR_CONTROLLERS 1
|
|
|
|
|
#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
|
|
|
|
|
#define CONFIG_SYS_FSL_TBCLK_DIV 32
|
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000
|
|
|
|
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
|
|
|
|
|
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
|
|
|
|
|
#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_NMG_CPU_A011
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_CPU_A003999
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_A003474
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_PCIE_BOOT_MASTER
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5
|
powerpc/fsl-corenet: work around erratum A004510
Erratum A004510 says that under certain load conditions, modified
cache lines can be discarded, causing data corruption.
To work around this, several CCSR and DCSR register updates need to be
made in a careful manner, so that there is no other transaction in
corenet when the update is made.
The update is made from a locked cacheline, with a delay before to flush
any previous activity, and a delay after to flush the CCSR/DCSR update.
We can't use a readback because that would be another corenet
transaction, which is not allowed.
We lock the subsequent cacheline to prevent it from being fetched while
we're executing the previous cacheline. It is filled with nops so that a
branch doesn't cause us to fetch another cacheline.
Ordinarily we are running in a cache-inhibited mapping at this point, so
we temporarily change that. We make it guarded so that we should never
see a speculative load, and we never do an explicit load. Thus, only the
I-cache should ever fill from this mapping, and we flush/unlock it
afterward. Thus we should avoid problems from any potential cache
aliasing between inhibited and non-inhibited mappings.
NOTE that if PAMU is used with this patch, it will need to use a
dedicated LAW as described in the erratum. This is the responsibility
of the OS that sets up PAMU.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
13 years ago
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV 0x10
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV2 0x11
|
|
|
|
|
#define CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY 0xf0000000
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_SRIO_A004034
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004849
|
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_PPC_P3041)
|
|
|
|
|
#define CONFIG_SYS_FSL_QORIQ_CHASSIS1
|
|
|
|
|
#define CONFIG_MAX_CPUS 4
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_CC_PLLS 2
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 32
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 4
|
|
|
|
|
#define CONFIG_SYS_NUM_FMAN 1
|
|
|
|
|
#define CONFIG_SYS_NUM_FM1_DTSEC 5
|
|
|
|
|
#define CONFIG_SYS_NUM_FM1_10GEC 1
|
|
|
|
|
#define CONFIG_NUM_DDR_CONTROLLERS 1
|
|
|
|
|
#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
|
|
|
|
|
#define CONFIG_SYS_FSL_TBCLK_DIV 32
|
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000
|
|
|
|
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
|
|
|
|
|
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
|
|
|
|
|
#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_NMG_CPU_A011
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_CPU_A003999
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_A003474
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_PCIE_BOOT_MASTER
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5
|
powerpc/fsl-corenet: work around erratum A004510
Erratum A004510 says that under certain load conditions, modified
cache lines can be discarded, causing data corruption.
To work around this, several CCSR and DCSR register updates need to be
made in a careful manner, so that there is no other transaction in
corenet when the update is made.
The update is made from a locked cacheline, with a delay before to flush
any previous activity, and a delay after to flush the CCSR/DCSR update.
We can't use a readback because that would be another corenet
transaction, which is not allowed.
We lock the subsequent cacheline to prevent it from being fetched while
we're executing the previous cacheline. It is filled with nops so that a
branch doesn't cause us to fetch another cacheline.
Ordinarily we are running in a cache-inhibited mapping at this point, so
we temporarily change that. We make it guarded so that we should never
see a speculative load, and we never do an explicit load. Thus, only the
I-cache should ever fill from this mapping, and we flush/unlock it
afterward. Thus we should avoid problems from any potential cache
aliasing between inhibited and non-inhibited mappings.
NOTE that if PAMU is used with this patch, it will need to use a
dedicated LAW as described in the erratum. This is the responsibility
of the OS that sets up PAMU.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
13 years ago
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV 0x10
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV2 0x11
|
|
|
|
|
#define CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY 0xf0000000
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_SRIO_A004034
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004849
|
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_PPC_P4080) /* also supports P4040 */
|
|
|
|
|
#define CONFIG_SYS_FSL_QORIQ_CHASSIS1
|
|
|
|
|
#define CONFIG_MAX_CPUS 8
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_CC_PLLS 4
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 32
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 4
|
|
|
|
|
#define CONFIG_SYS_NUM_FMAN 2
|
|
|
|
|
#define CONFIG_SYS_NUM_FM1_DTSEC 4
|
|
|
|
|
#define CONFIG_SYS_NUM_FM2_DTSEC 4
|
|
|
|
|
#define CONFIG_SYS_NUM_FM1_10GEC 1
|
|
|
|
|
#define CONFIG_SYS_NUM_FM2_10GEC 1
|
|
|
|
|
#define CONFIG_NUM_DDR_CONTROLLERS 2
|
|
|
|
|
#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
|
|
|
|
|
#define CONFIG_SYS_FSL_TBCLK_DIV 16
|
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,p4080-pcie"
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_CPC_A002
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_CPC_A003
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_A003
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC135
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC13
|
|
|
|
|
#define CONFIG_SYS_P4080_ERRATUM_CPU22
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_NMG_CPU_A011
|
|
|
|
|
#define CONFIG_SYS_P4080_ERRATUM_SERDES8
|
|
|
|
|
#define CONFIG_SYS_P4080_ERRATUM_SERDES9
|
|
|
|
|
#define CONFIG_SYS_P4080_ERRATUM_SERDES_A001
|
|
|
|
|
#define CONFIG_SYS_P4080_ERRATUM_SERDES_A005
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_CPU_A003999
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_A003474
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_PCIE_BOOT_MASTER
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5
|
|
|
|
|
#define CONFIG_SYS_FSL_RMU
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MSG_UNIT_NUM 2
|
powerpc/fsl-corenet: work around erratum A004510
Erratum A004510 says that under certain load conditions, modified
cache lines can be discarded, causing data corruption.
To work around this, several CCSR and DCSR register updates need to be
made in a careful manner, so that there is no other transaction in
corenet when the update is made.
The update is made from a locked cacheline, with a delay before to flush
any previous activity, and a delay after to flush the CCSR/DCSR update.
We can't use a readback because that would be another corenet
transaction, which is not allowed.
We lock the subsequent cacheline to prevent it from being fetched while
we're executing the previous cacheline. It is filled with nops so that a
branch doesn't cause us to fetch another cacheline.
Ordinarily we are running in a cache-inhibited mapping at this point, so
we temporarily change that. We make it guarded so that we should never
see a speculative load, and we never do an explicit load. Thus, only the
I-cache should ever fill from this mapping, and we flush/unlock it
afterward. Thus we should avoid problems from any potential cache
aliasing between inhibited and non-inhibited mappings.
NOTE that if PAMU is used with this patch, it will need to use a
dedicated LAW as described in the erratum. This is the responsibility
of the OS that sets up PAMU.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
13 years ago
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV 0x20
|
|
|
|
|
#define CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY 0xff000000
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_SRIO_A004034
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004849
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004580
|
|
|
|
|
#define CONFIG_SYS_P4080_ERRATUM_PCIE_A003
|
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_PPC_P5020) /* also supports P5010 */
|
|
|
|
|
#define CONFIG_SYS_PPC64 /* 64-bit core */
|
|
|
|
|
#define CONFIG_SYS_FSL_QORIQ_CHASSIS1
|
|
|
|
|
#define CONFIG_MAX_CPUS 2
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_CC_PLLS 2
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 32
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 4
|
|
|
|
|
#define CONFIG_SYS_NUM_FMAN 1
|
|
|
|
|
#define CONFIG_SYS_NUM_FM1_DTSEC 5
|
|
|
|
|
#define CONFIG_SYS_NUM_FM1_10GEC 1
|
|
|
|
|
#define CONFIG_NUM_DDR_CONTROLLERS 2
|
|
|
|
|
#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
|
|
|
|
|
#define CONFIG_SYS_FSL_TBCLK_DIV 32
|
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000
|
|
|
|
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
|
|
|
|
|
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
|
|
|
|
|
#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_A003474
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_PCIE_BOOT_MASTER
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5
|
powerpc/fsl-corenet: work around erratum A004510
Erratum A004510 says that under certain load conditions, modified
cache lines can be discarded, causing data corruption.
To work around this, several CCSR and DCSR register updates need to be
made in a careful manner, so that there is no other transaction in
corenet when the update is made.
The update is made from a locked cacheline, with a delay before to flush
any previous activity, and a delay after to flush the CCSR/DCSR update.
We can't use a readback because that would be another corenet
transaction, which is not allowed.
We lock the subsequent cacheline to prevent it from being fetched while
we're executing the previous cacheline. It is filled with nops so that a
branch doesn't cause us to fetch another cacheline.
Ordinarily we are running in a cache-inhibited mapping at this point, so
we temporarily change that. We make it guarded so that we should never
see a speculative load, and we never do an explicit load. Thus, only the
I-cache should ever fill from this mapping, and we flush/unlock it
afterward. Thus we should avoid problems from any potential cache
aliasing between inhibited and non-inhibited mappings.
NOTE that if PAMU is used with this patch, it will need to use a
dedicated LAW as described in the erratum. This is the responsibility
of the OS that sets up PAMU.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
13 years ago
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV 0x10
|
|
|
|
|
#define CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY 0xc0000000
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_SRIO_A004034
|
|
|
|
|
|
powerpc/85xx: Add P5040 processor support
Add support for the Freescale P5040 SOC, which is similar to the P5020.
Features of the P5040 are:
Four P5040 single-threaded e5500 cores built
Up to 2.4 GHz with 64-bit ISA support
Three levels of instruction: user, supervisor, hypervisor
CoreNet platform cache (CPC)
2.0 MB configures as dual 1 MB blocks hierarchical interconnect fabric
Two 64-bit DDR3/3L SDRAM memory controllers with ECC and interleaving
support Up to 1600MT/s
Memory pre-fetch engine
DPAA incorporating acceleration for the following functions
Packet parsing, classification, and distribution (FMAN)
Queue management for scheduling, packet sequencing and
congestion management (QMAN)
Hardware buffer management for buffer allocation and
de-allocation (BMAN)
Cryptography acceleration (SEC 5.2) at up to 40 Gbps SerDes
20 lanes at up to 5 Gbps
Supports SGMII, XAUI, PCIe rev1.1/2.0, SATA Ethernet interfaces
Two 10 Gbps Ethernet MACs
Ten 1 Gbps Ethernet MACs
High-speed peripheral interfaces
Two PCI Express 2.0/3.0 controllers
Additional peripheral interfaces
Two serial ATA (SATA 2.0) controllers
Two high-speed USB 2.0 controllers with integrated PHY
Enhanced secure digital host controller (SD/MMC/eMMC)
Enhanced serial peripheral interface (eSPI)
Two I2C controllers
Four UARTs
Integrated flash controller supporting NAND and NOR flash
DMA
Dual four channel
Support for hardware virtualization and partitioning enforcement
Extra privileged level for hypervisor support
QorIQ Trust Architecture 1.1
Secure boot, secure debug, tamper detection, volatile key storage
Signed-off-by: Timur Tabi <timur@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
12 years ago
|
|
|
#elif defined(CONFIG_PPC_P5040)
|
|
|
|
|
#define CONFIG_SYS_PPC64
|
powerpc/85xx: Add P5040 processor support
Add support for the Freescale P5040 SOC, which is similar to the P5020.
Features of the P5040 are:
Four P5040 single-threaded e5500 cores built
Up to 2.4 GHz with 64-bit ISA support
Three levels of instruction: user, supervisor, hypervisor
CoreNet platform cache (CPC)
2.0 MB configures as dual 1 MB blocks hierarchical interconnect fabric
Two 64-bit DDR3/3L SDRAM memory controllers with ECC and interleaving
support Up to 1600MT/s
Memory pre-fetch engine
DPAA incorporating acceleration for the following functions
Packet parsing, classification, and distribution (FMAN)
Queue management for scheduling, packet sequencing and
congestion management (QMAN)
Hardware buffer management for buffer allocation and
de-allocation (BMAN)
Cryptography acceleration (SEC 5.2) at up to 40 Gbps SerDes
20 lanes at up to 5 Gbps
Supports SGMII, XAUI, PCIe rev1.1/2.0, SATA Ethernet interfaces
Two 10 Gbps Ethernet MACs
Ten 1 Gbps Ethernet MACs
High-speed peripheral interfaces
Two PCI Express 2.0/3.0 controllers
Additional peripheral interfaces
Two serial ATA (SATA 2.0) controllers
Two high-speed USB 2.0 controllers with integrated PHY
Enhanced secure digital host controller (SD/MMC/eMMC)
Enhanced serial peripheral interface (eSPI)
Two I2C controllers
Four UARTs
Integrated flash controller supporting NAND and NOR flash
DMA
Dual four channel
Support for hardware virtualization and partitioning enforcement
Extra privileged level for hypervisor support
QorIQ Trust Architecture 1.1
Secure boot, secure debug, tamper detection, volatile key storage
Signed-off-by: Timur Tabi <timur@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
12 years ago
|
|
|
#define CONFIG_SYS_FSL_QORIQ_CHASSIS1
|
|
|
|
|
#define CONFIG_MAX_CPUS 4
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_CC_PLLS 3
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 32
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 4
|
|
|
|
|
#define CONFIG_SYS_NUM_FMAN 2
|
|
|
|
|
#define CONFIG_SYS_NUM_FM1_DTSEC 5
|
|
|
|
|
#define CONFIG_SYS_NUM_FM1_10GEC 1
|
|
|
|
|
#define CONFIG_SYS_NUM_FM2_DTSEC 5
|
|
|
|
|
#define CONFIG_SYS_NUM_FM2_10GEC 1
|
|
|
|
|
#define CONFIG_NUM_DDR_CONTROLLERS 2
|
|
|
|
|
#define CONFIG_SYS_FM_MURAM_SIZE 0x28000
|
|
|
|
|
#define CONFIG_SYS_FSL_TBCLK_DIV 16
|
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.4"
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000
|
|
|
|
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
|
|
|
|
|
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
|
|
|
|
|
#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_USB138
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_A003
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_A003474
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004699
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV 0x10
|
|
|
|
|
#define CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY 0xf0000000
|
|
|
|
|
|
powerpc/mpc85xx:Add BSC9131/BSC9130/BSC9231 Processor Support
- BSC9131 is integrated device that targets Femto base station market.
It combines Power Architecture e500v2 and DSP StarCore SC3850 core
technologies with MAPLE-B2F baseband acceleration processing elements.
- BSC9130 is exactly same as BSC9131 except that the max e500v2
core and DSP core frequencies are 800M(these are 1G in case of 9131).
- BSC9231 is similar to BSC9131 except no MAPLE
The BSC9131 SoC includes the following function and features:
. Power Architecture subsystem including a e500 processor with 256-Kbyte shared
L2 cache
. StarCore SC3850 DSP subsystem with a 512-Kbyte private L2 cache
. The Multi Accelerator Platform Engine for Femto BaseStation Baseband
Processing (MAPLE-B2F)
. A multi-standard baseband algorithm accelerator for Channel Decoding/Encoding,
Fourier Transforms, UMTS chip rate processing, LTE UP/DL Channel processing,
and CRC algorithms
. Consists of accelerators for Convolution, Filtering, Turbo Encoding,
Turbo Decoding, Viterbi decoding, Chiprate processing, and Matrix Inversion
operations
. DDR3/3L memory interface with 32-bit data width without ECC and 16-bit with
ECC, up to 400-MHz clock/800 MHz data rate
. Dedicated security engine featuring trusted boot
. DMA controller
. OCNDMA with four bidirectional channels
. Interfaces
. Two triple-speed Gigabit Ethernet controllers featuring network acceleration
including IEEE 1588. v2 hardware support and virtualization (eTSEC)
. eTSEC 1 supports RGMII/RMII
. eTSEC 2 supports RGMII
. High-speed USB 2.0 host and device controller with ULPI interface
. Enhanced secure digital (SD/MMC) host controller (eSDHC)
. Antenna interface controller (AIC), supporting three industry standard
JESD207/three custom ADI RF interfaces (two dual port and one single port)
and three MAXIM's MaxPHY serial interfaces
. ADI lanes support both full duplex FDD support and half duplex TDD support
. Universal Subscriber Identity Module (USIM) interface that facilitates
communication to SIM cards or Eurochip pre-paid phone cards
. TDM with one TDM port
. Two DUART, four eSPI, and two I2C controllers
. Integrated Flash memory controller (IFC)
. TDM with 256 channels
. GPIO
. Sixteen 32-bit timers
The DSP portion of the SoC consists of DSP core (SC3850) and various
accelerators pertaining to DSP operations.
This patch takes care of code pertaining to power side functionality only.
Signed-off-by: Ramneek Mehresh <ramneek.mehresh@freescale.com>
Signed-off-by: Priyanka Jain <Priyanka.Jain@freescale.com>
Signed-off-by: Akhil Goyal <Akhil.Goyal@freescale.com>
Signed-off-by: Poonam Aggrwal <poonam.aggrwal@freescale.com>
Signed-off-by: Rajan Srivastava <rajan.srivastava@freescale.com>
Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
13 years ago
|
|
|
#elif defined(CONFIG_BSC9131)
|
|
|
|
|
#define CONFIG_MAX_CPUS 1
|
|
|
|
|
#define CONFIG_FSL_SDHC_V2_3
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 12
|
|
|
|
|
#define CONFIG_TSECV2
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 4
|
|
|
|
|
#define CONFIG_NUM_DDR_CONTROLLERS 1
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
|
|
#define CONFIG_NAND_FSL_IFC
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_IFC_A003399
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_PPC_T4240)
|
|
|
|
|
#define CONFIG_SYS_PPC64 /* 64-bit core */
|
|
|
|
|
#define CONFIG_FSL_CORENET /* Freescale CoreNet platform */
|
|
|
|
|
#define CONFIG_SYS_FSL_QORIQ_CHASSIS2 /* Freescale Chassis generation 2 */
|
|
|
|
|
#define CONFIG_SYS_FSL_QMAN_V3 /* QMAN version 3 */
|
|
|
|
|
#define CONFIG_MAX_CPUS 12
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_CC_PLLS 5
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 32
|
|
|
|
|
#define CONFIG_SYS_FSL_SRDS_3
|
|
|
|
|
#define CONFIG_SYS_FSL_SRDS_4
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 4
|
|
|
|
|
#define CONFIG_SYS_NUM_FMAN 2
|
|
|
|
|
#define CONFIG_SYS_NUM_FM1_DTSEC 8
|
|
|
|
|
#define CONFIG_SYS_NUM_FM1_10GEC 2
|
|
|
|
|
#define CONFIG_SYS_NUM_FM2_DTSEC 8
|
|
|
|
|
#define CONFIG_SYS_NUM_FM2_10GEC 2
|
|
|
|
|
#define CONFIG_NUM_DDR_CONTROLLERS 3
|
|
|
|
|
#define CONFIG_SYS_FSL_DDR_VER FSL_DDR_VER_4_7
|
|
|
|
|
#define CONFIG_SYS_FMAN_V3
|
|
|
|
|
#define CONFIG_SYS_FM_MURAM_SIZE 0x60000
|
|
|
|
|
#define CONFIG_SYS_FSL_TBCLK_DIV 16
|
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v3.0"
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5
|
|
|
|
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
|
|
|
|
|
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE
|
|
|
|
|
#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004468
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A_004934
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000
|
|
|
|
|
|
powerpc/mpc85xx: Add B4860 and variant SoCs
Add support for Freescale B4860 and variant SoCs. Features of B4860 are
(incomplete list):
Six fully-programmable StarCore SC3900 FVP subsystems, divided into three
clusters-each core runs up to 1.2 GHz, with an architecture highly
optimized for wireless base station applications
Four dual-thread e6500 Power Architecture processors organized in one
cluster-each core runs up to 1.8 GHz
Two DDR3/3L controllers for high-speed, industry-standard memory interface
each runs at up to 1866.67 MHz
MAPLE-B3 hardware acceleration-for forward error correction schemes
including Turbo or Viterbi decoding, Turbo encoding and rate matching,
MIMO MMSE equalization scheme, matrix operations, CRC insertion and
check, DFT/iDFT and FFT/iFFT calculations, PUSCH/PDSCH acceleration,
and UMTS chip rate acceleration
CoreNet fabric that fully supports coherency using MESI protocol between
the e6500 cores, SC3900 FVP cores, memories and external interfaces.
CoreNet fabric interconnect runs at 667 MHz and supports coherent and
non-coherent out of order transactions with prioritization and
bandwidth allocation amongst CoreNet endpoints.
Data Path Acceleration Architecture, which includes the following:
Frame Manager (FMan), which supports in-line packet parsing and general
classification to enable policing and QoS-based packet distribution
Queue Manager (QMan) and Buffer Manager (BMan), which allow offloading
of queue management, task management, load distribution, flow ordering,
buffer management, and allocation tasks from the cores
Security engine (SEC 5.3)-crypto-acceleration for protocols such as
IPsec, SSL, and 802.16
RapidIO manager (RMAN) - Support SRIO types 8, 9, 10, and 11 (inbound and
outbound). Supports types 5, 6 (outbound only)
Large internal cache memory with snooping and stashing capabilities for
bandwidth saving and high utilization of processor elements. The
9856-Kbyte internal memory space includes the following:
32 Kbyte L1 ICache per e6500/SC3900 core
32 Kbyte L1 DCache per e6500/SC3900 core
2048 Kbyte unified L2 cache for each SC3900 FVP cluster
2048 Kbyte unified L2 cache for the e6500 cluster
Two 512 Kbyte shared L3 CoreNet platform caches (CPC)
Sixteen 10-GHz SerDes lanes serving:
Two Serial RapidIO interfaces. Each supports up to 4 lanes and a total
of up to 8 lanes
Up to 8-lanes Common Public Radio Interface (CPRI) controller for glue-
less antenna connection
Two 10-Gbit Ethernet controllers (10GEC)
Six 1G/2.5-Gbit Ethernet controllers for network communications
PCI Express controller
Debug (Aurora)
Two OCeaN DMAs
Various system peripherals
182 32-bit timers
Signed-off-by: York Sun <yorksun@freescale.com>
Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
Signed-off-by: Roy Zang <tie-fei.zang@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
12 years ago
|
|
|
#elif defined(CONFIG_PPC_B4860)
|
|
|
|
|
#define CONFIG_SYS_PPC64 /* 64-bit core */
|
powerpc/mpc85xx: Add B4860 and variant SoCs
Add support for Freescale B4860 and variant SoCs. Features of B4860 are
(incomplete list):
Six fully-programmable StarCore SC3900 FVP subsystems, divided into three
clusters-each core runs up to 1.2 GHz, with an architecture highly
optimized for wireless base station applications
Four dual-thread e6500 Power Architecture processors organized in one
cluster-each core runs up to 1.8 GHz
Two DDR3/3L controllers for high-speed, industry-standard memory interface
each runs at up to 1866.67 MHz
MAPLE-B3 hardware acceleration-for forward error correction schemes
including Turbo or Viterbi decoding, Turbo encoding and rate matching,
MIMO MMSE equalization scheme, matrix operations, CRC insertion and
check, DFT/iDFT and FFT/iFFT calculations, PUSCH/PDSCH acceleration,
and UMTS chip rate acceleration
CoreNet fabric that fully supports coherency using MESI protocol between
the e6500 cores, SC3900 FVP cores, memories and external interfaces.
CoreNet fabric interconnect runs at 667 MHz and supports coherent and
non-coherent out of order transactions with prioritization and
bandwidth allocation amongst CoreNet endpoints.
Data Path Acceleration Architecture, which includes the following:
Frame Manager (FMan), which supports in-line packet parsing and general
classification to enable policing and QoS-based packet distribution
Queue Manager (QMan) and Buffer Manager (BMan), which allow offloading
of queue management, task management, load distribution, flow ordering,
buffer management, and allocation tasks from the cores
Security engine (SEC 5.3)-crypto-acceleration for protocols such as
IPsec, SSL, and 802.16
RapidIO manager (RMAN) - Support SRIO types 8, 9, 10, and 11 (inbound and
outbound). Supports types 5, 6 (outbound only)
Large internal cache memory with snooping and stashing capabilities for
bandwidth saving and high utilization of processor elements. The
9856-Kbyte internal memory space includes the following:
32 Kbyte L1 ICache per e6500/SC3900 core
32 Kbyte L1 DCache per e6500/SC3900 core
2048 Kbyte unified L2 cache for each SC3900 FVP cluster
2048 Kbyte unified L2 cache for the e6500 cluster
Two 512 Kbyte shared L3 CoreNet platform caches (CPC)
Sixteen 10-GHz SerDes lanes serving:
Two Serial RapidIO interfaces. Each supports up to 4 lanes and a total
of up to 8 lanes
Up to 8-lanes Common Public Radio Interface (CPRI) controller for glue-
less antenna connection
Two 10-Gbit Ethernet controllers (10GEC)
Six 1G/2.5-Gbit Ethernet controllers for network communications
PCI Express controller
Debug (Aurora)
Two OCeaN DMAs
Various system peripherals
182 32-bit timers
Signed-off-by: York Sun <yorksun@freescale.com>
Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
Signed-off-by: Roy Zang <tie-fei.zang@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
12 years ago
|
|
|
#define CONFIG_FSL_CORENET /* Freescale CoreNet platform */
|
|
|
|
|
#define CONFIG_SYS_FSL_QORIQ_CHASSIS2 /* Freescale Chassis generation 2 */
|
|
|
|
|
#define CONFIG_SYS_FSL_QMAN_V3 /* QMAN version 3 */
|
|
|
|
|
#define CONFIG_MAX_CPUS 4
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_CC_PLLS 4
|
|
|
|
|
#define CONFIG_SYS_FSL_NUM_LAWS 32
|
|
|
|
|
#define CONFIG_SYS_FSL_SEC_COMPAT 4
|
|
|
|
|
#define CONFIG_SYS_NUM_FMAN 1
|
|
|
|
|
#define CONFIG_SYS_NUM_FM1_DTSEC 6
|
|
|
|
|
#define CONFIG_SYS_NUM_FM1_10GEC 2
|
|
|
|
|
#define CONFIG_NUM_DDR_CONTROLLERS 1
|
|
|
|
|
#define CONFIG_SYS_FSL_DDR_VER FSL_DDR_VER_4_7
|
|
|
|
|
#define CONFIG_SYS_FMAN_V3
|
powerpc/mpc85xx: Add B4860 and variant SoCs
Add support for Freescale B4860 and variant SoCs. Features of B4860 are
(incomplete list):
Six fully-programmable StarCore SC3900 FVP subsystems, divided into three
clusters-each core runs up to 1.2 GHz, with an architecture highly
optimized for wireless base station applications
Four dual-thread e6500 Power Architecture processors organized in one
cluster-each core runs up to 1.8 GHz
Two DDR3/3L controllers for high-speed, industry-standard memory interface
each runs at up to 1866.67 MHz
MAPLE-B3 hardware acceleration-for forward error correction schemes
including Turbo or Viterbi decoding, Turbo encoding and rate matching,
MIMO MMSE equalization scheme, matrix operations, CRC insertion and
check, DFT/iDFT and FFT/iFFT calculations, PUSCH/PDSCH acceleration,
and UMTS chip rate acceleration
CoreNet fabric that fully supports coherency using MESI protocol between
the e6500 cores, SC3900 FVP cores, memories and external interfaces.
CoreNet fabric interconnect runs at 667 MHz and supports coherent and
non-coherent out of order transactions with prioritization and
bandwidth allocation amongst CoreNet endpoints.
Data Path Acceleration Architecture, which includes the following:
Frame Manager (FMan), which supports in-line packet parsing and general
classification to enable policing and QoS-based packet distribution
Queue Manager (QMan) and Buffer Manager (BMan), which allow offloading
of queue management, task management, load distribution, flow ordering,
buffer management, and allocation tasks from the cores
Security engine (SEC 5.3)-crypto-acceleration for protocols such as
IPsec, SSL, and 802.16
RapidIO manager (RMAN) - Support SRIO types 8, 9, 10, and 11 (inbound and
outbound). Supports types 5, 6 (outbound only)
Large internal cache memory with snooping and stashing capabilities for
bandwidth saving and high utilization of processor elements. The
9856-Kbyte internal memory space includes the following:
32 Kbyte L1 ICache per e6500/SC3900 core
32 Kbyte L1 DCache per e6500/SC3900 core
2048 Kbyte unified L2 cache for each SC3900 FVP cluster
2048 Kbyte unified L2 cache for the e6500 cluster
Two 512 Kbyte shared L3 CoreNet platform caches (CPC)
Sixteen 10-GHz SerDes lanes serving:
Two Serial RapidIO interfaces. Each supports up to 4 lanes and a total
of up to 8 lanes
Up to 8-lanes Common Public Radio Interface (CPRI) controller for glue-
less antenna connection
Two 10-Gbit Ethernet controllers (10GEC)
Six 1G/2.5-Gbit Ethernet controllers for network communications
PCI Express controller
Debug (Aurora)
Two OCeaN DMAs
Various system peripherals
182 32-bit timers
Signed-off-by: York Sun <yorksun@freescale.com>
Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
Signed-off-by: Roy Zang <tie-fei.zang@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
12 years ago
|
|
|
#define CONFIG_SYS_FM_MURAM_SIZE 0x60000
|
|
|
|
|
#define CONFIG_SYS_FSL_TBCLK_DIV 16
|
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.4"
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9
|
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5
|
|
|
|
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE
|
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A_004934
|
|
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000
|
|
|
|
|
|
|
|
|
|
#else
|
|
|
|
|
#error Processor type not defined for this platform
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#ifndef CONFIG_SYS_CCSRBAR_DEFAULT
|
|
|
|
|
#error "CONFIG_SYS_CCSRBAR_DEFAULT is not defined for this platform."
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#endif /* _ASM_MPC85xx_CONFIG_H_ */
|
