Signed-off-by: Gong Qianyu <Qianyu.Gong@freescale.com> Signed-off-by: Hou Zhiqiang <B48286@freescale.com> Signed-off-by: Shaohui Xie <Shaohui.Xie@freescale.com> Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>master
parent
f3a8e2b7d4
commit
3ad4472923
@ -0,0 +1,14 @@ |
||||
#Configure Scratch register |
||||
09570600 00000000 |
||||
09570604 10000000 |
||||
#Alt base register |
||||
09570158 00001000 |
||||
#Disable CCI barrier tranaction |
||||
09570178 0000e010 |
||||
09180000 00000008 |
||||
#USB PHY frequency sel |
||||
09570418 0000009e |
||||
0957041c 0000009e |
||||
09570420 0000009e |
||||
#flush PBI data |
||||
096100c0 000fffff |
@ -0,0 +1,7 @@ |
||||
#PBL preamble and RCW header |
||||
aa55aa55 01ee0100 |
||||
# serdes protocol |
||||
0810000f 0c000000 00000000 00000000 |
||||
14550002 80004012 e0106000 61002000 |
||||
00000000 00000000 00000000 00038800 |
||||
00000000 00001100 00000096 00000001 |
@ -0,0 +1,4 @@ |
||||
CONFIG_SPL=y |
||||
CONFIG_SYS_EXTRA_OPTIONS="RAMBOOT_PBL,SPL_FSL_PBL,NAND_BOOT,SYS_FSL_DDR4" |
||||
CONFIG_ARM=y |
||||
CONFIG_TARGET_LS1043ARDB=y |
Loading…
Reference in new issue