|
|
@ -16,6 +16,15 @@ |
|
|
|
}; |
|
|
|
}; |
|
|
|
}; |
|
|
|
}; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
&gpmi { |
|
|
|
|
|
|
|
pinctrl-names = "default"; |
|
|
|
|
|
|
|
pinctrl-0 = <&pinctrl_gpmi_nand>; |
|
|
|
|
|
|
|
fsl,use-minimum-ecc; |
|
|
|
|
|
|
|
nand-on-flash-bbt; |
|
|
|
|
|
|
|
nand-ecc-mode = "hw"; |
|
|
|
|
|
|
|
status = "okay"; |
|
|
|
|
|
|
|
}; |
|
|
|
|
|
|
|
|
|
|
|
&i2c1 { |
|
|
|
&i2c1 { |
|
|
|
pinctrl-names = "default", "gpio"; |
|
|
|
pinctrl-names = "default", "gpio"; |
|
|
|
pinctrl-0 = <&pinctrl_i2c1>; |
|
|
|
pinctrl-0 = <&pinctrl_i2c1>; |
|
|
@ -48,6 +57,25 @@ |
|
|
|
}; |
|
|
|
}; |
|
|
|
|
|
|
|
|
|
|
|
&iomuxc { |
|
|
|
&iomuxc { |
|
|
|
|
|
|
|
pinctrl_gpmi_nand: gpmi-nand-grp { |
|
|
|
|
|
|
|
fsl,pins = < |
|
|
|
|
|
|
|
MX7D_PAD_SD3_CLK__NAND_CLE 0x71 |
|
|
|
|
|
|
|
MX7D_PAD_SD3_CMD__NAND_ALE 0x71 |
|
|
|
|
|
|
|
MX7D_PAD_SAI1_TX_BCLK__NAND_CE0_B 0x71 |
|
|
|
|
|
|
|
MX7D_PAD_SAI1_TX_DATA__NAND_READY_B 0x74 |
|
|
|
|
|
|
|
MX7D_PAD_SD3_STROBE__NAND_RE_B 0x71 |
|
|
|
|
|
|
|
MX7D_PAD_SD3_RESET_B__NAND_WE_B 0x71 |
|
|
|
|
|
|
|
MX7D_PAD_SD3_DATA0__NAND_DATA00 0x71 |
|
|
|
|
|
|
|
MX7D_PAD_SD3_DATA1__NAND_DATA01 0x71 |
|
|
|
|
|
|
|
MX7D_PAD_SD3_DATA2__NAND_DATA02 0x71 |
|
|
|
|
|
|
|
MX7D_PAD_SD3_DATA3__NAND_DATA03 0x71 |
|
|
|
|
|
|
|
MX7D_PAD_SD3_DATA4__NAND_DATA04 0x71 |
|
|
|
|
|
|
|
MX7D_PAD_SD3_DATA5__NAND_DATA05 0x71 |
|
|
|
|
|
|
|
MX7D_PAD_SD3_DATA6__NAND_DATA06 0x71 |
|
|
|
|
|
|
|
MX7D_PAD_SD3_DATA7__NAND_DATA07 0x71 |
|
|
|
|
|
|
|
>; |
|
|
|
|
|
|
|
}; |
|
|
|
|
|
|
|
|
|
|
|
pinctrl_i2c4: i2c4-grp { |
|
|
|
pinctrl_i2c4: i2c4-grp { |
|
|
|
fsl,pins = < |
|
|
|
fsl,pins = < |
|
|
|
MX7D_PAD_ENET1_RGMII_TD3__I2C4_SDA 0x4000007f |
|
|
|
MX7D_PAD_ENET1_RGMII_TD3__I2C4_SDA 0x4000007f |
|
|
|